







SN74LV541A-Q1



development

JAJSP10A - AUGUST 2022 - REVISED NOVEMBER 2022 SN74LV541A-Q1 車載用、3 ステート出力のオクタル・バッファ/ドライバ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - デバイス温度グレード 1:
 - 40°C~125°C, T_A
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C6
- ウェッタブル・フランク QFN (WRKS) パッケージで供
- 2V~5.5V の V_{CC} で動作
- 最大 t_{nd} 6ns (5V 時)
- すべてのポートで混合モード電圧動作をサポート
- loff により部分的パワーダウン・モードでの動作をサポ **-**}
- JESD 17 準拠で 250mA 超のラッチアップ性能

2 アプリケーション

- デジタル信号のイネーブルまたはディセーブル
- 低速またはノイズの多い入力信号の除去
- コントローラ・リセット時の信号保持
- スイッチのデバウンス

3 概要

SN74LV541A-Q1 デバイスは、2V~5.5V の V_{CC} で動作 するように設計されたオクタル・バッファノドライバです。ア クティブ Low の出力イネーブルピン ($\overline{OE1}$ 、 $\overline{OE2}$) は8つ のチャネルをすべて制御し、この両方が Low のときのみ 出力がアクティブになるよう構成されています。

パッケージ情報⁽¹⁾

部品番号	パッケージ	本体サイズ (公称)
SN74LV541A-Q1	WRKS (WQFN, 20)	4.50mm × 2.50mm
	DGS (SOT, 20)	5.10mm × 3.00mm

(1) 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。






Table of Contents

1 特長 1	8.2 Functional Block Diagram1	1
2 アプリケーション1	8.3 Feature Description1	1
3 概要1	8.4 Device Functional Modes1	2
4 Revision History	9 Application and Implementation1	4
5 Pin Configuration and Functions3	9.1 Application Information1	4
6 Specifications4	9.2 Typical Application1	4
6.1 Absolute Maximum Ratings4	10 Power Supply Recommendations1	6
6.2 ESD Ratings4	11 Layout1	7
6.3 Recommended Operating Conditions5	11.1 Layout Guidelines1	7
6.4 Thermal Information	11.2 Layout Example1	7
6.5 Electrical Characteristics	12 Device and Documentation Support1	8
6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V6	12.1 Related Documentation1	8
6.7 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V6	12.2 Receiving Notification of Documentation Updates1	
6.8 Switching Characteristics, V _{CC} = 5 V ± 0.5 V7	12.3 サポート・リソース1	8
6.9 Noise Characteristics ⁽¹⁾	12.4 Trademarks1	8
6.10 Operating Characteristics7	12.5 Electrostatic Discharge Caution1	8
6.11 Typical Characteristics8	12.6 Glossary1	8
7 Parameter Measurement Information10	13 Mechanical, Packaging, and Orderable	
8 Detailed Description11	Information1	8
8.1 Overview11		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

CI	hanges from Revision * (August 2022) to Revision A (November 2022)	Page
•	データシートのステータスを「事前情報」から「量産データ」に変更	1



5 Pin Configuration and Functions




図 5-1. WRKS Package, 20-Pin WQFN (Top View)




図 5-2. DGS Package, 20-Pin SOT (Top View)

表 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE(")	DESCRIPTION
OE1	1	I	Output enable input 1, active low
A1	2	I	Input for channel 1
A2	3	l	Input for channel 2
A3	4	I	Input for channel 3
A4	5	l	Input for channel 4
A5	6	I	Input for channel 5
A6	7	Į	Input for channel 6
A7	8	I	Input for channel 7
A8	9	I	Input for channel 8
GND	10	G	Ground
Y8	11	0	Output for channel 8
Y7	12	0	Output for channel 7
Y6	13	0	Output for channel 6
Y5	14	0	Output for channel 5
Y4	15	0	Output for channel 4
Y3	16	0	Output for channel 3
Y2	17	0	Output for channel 2
Y1	18	0	Output for channel 1
OE2	19	I	Output enable input 2, active low
V _{CC}	20	Р	Postive supply
Thern	nal Pad ⁽²⁾	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

⁽²⁾ WRKS package only



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V	
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state(2	-0.5	7	V	
Vo	Output voltage (2) (3)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	±4000	
V _(ESD)	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±2000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
\ /	High level input valtage	V _{CC} = 2 V	1.5		V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 5.5 V	V _{CC} × 0.7		V
V _{IL}	Low lovel input veltage	V _{CC} = 2 V		0.5	V
v IL	Low-level input voltage	V _{CC} = 2.3 V to 5.5 V	V	'CC × 0.3	V
VI	Input voltage		0	5.5	V
Vo	Output voltage	High or low state	0	V _{CC}	V
v _O	Output voltage	3-state	0	5.5	V
	High lovel output ourrent	V _{CC} = 2 V		-50	μA
		V _{CC} = 2.3 V to 2.7 V		-2	
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		-8	mA
		V _{CC} = 4.5 V to 5.5 V		-16	
		V _{CC} = 2 V		50	μA
		V _{CC} = 2.3 V to 2.7 V		2	
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		8	mA
		V _{CC} = 4.5 V to 5.5 V		16	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature	,	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

		SN74LV5		
	THERMAL METRIC(1)	WRKS (WQFN)	DGS (SOT)	UNIT
		20 PINS	20 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	86	125.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	82.6	80.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	54.9	63.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	9.5	8.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.9	79.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	32.5	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted).

1	PARAMET	ER	V _{CC}	MIN	TYP	MAX	UNIT
		I _{OH} = -50 mA	2 V to 5.5 V	V _{CC} - 0.1			
	High lovel output voltage	I _{OH} = -2 mA	2.3 V	2			v
V _{OH}	High level output voltage	I _{OH} = -8 mA	3 V	2.48			v
		I _{OH} = -16 mA	4.5 V	3.8			
		I _{OL} = 50 mA	2 V to 5.5 V			0.1	
	Low level output voltage	I _{OL} = 2 mA	2.3 V			0.4	v
V _{OL}	Low level output voltage	I _{OL} = 8 mA	3 V			0.44	v
		I _{OL} = 16 mA	4.5 V			0.55	
I _I	Input leakage current	V _I = 5.5 V or GND	0 V to 5.5 V			±1	μA
I _{OZ}	Off-state (high- impedance state) output current	V _O = V _{CC} or GND	5.5 V			±5	μА
I _{CC}	Supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μA
I _{off}	Input/Output Power-Off Leakage Current	V _I or V _O = 0 to 5.5 V	0 V			5	μА
C _i	Input Capacitance	V _I = V _{CC} or GND	3.3 V		2		pF

6.6 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over operating free-air temperature range (unless otherwise noted), (see 図 7-1)

PARAMETE	FROM	то	LOAD	25°C		-40	°C to 12	5°C	UNIT	
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t _{pd}	Α	Y			6.7		1		13.5	
t _{en}	ŌĒ	Y	C _L = 15 pF		8.5		1		19.5	ns
t _{dis}	ŌĒ	Y		8.4			1		15	
t _{pd}	А	Y			8.7		1		18.5	
t _{en}	ŌĒ	Y	C = 50 pE		10.5		1		24	
t _{dis}	ŌĒ	Y	$C_L = 50 \text{ pF}$		12.3		1		20	ns
t _{sk(o)}						2			2	

6.7 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over operating free-air temperature range (unless otherwise noted), (see 🗵 7-1)

PARAMETE	FROM	то	LOAD	25°C		-40	°C to 125°	C O	UNIT	
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{pd}	Α	Y			4.8	7	1		8.5	
t _{en}	ŌĒ	Y	C _L = 15 pF		6.1	10.5	1		12.5	ns
t _{dis}	ŌĒ	Y			5.8	11	1		12	
t _{pd}	Α	Y			6.1	10.5	1		12	
t _{en}	ŌĒ	Y	C = 50 pF		7.4	14	1		16	no
t _{dis}	ŌĒ	Y	$C_L = 50 \text{ pF}$		8.8	15.4	1		17.5	ns
t _{sk(o)}						1.5			1.5	

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.8 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over operating free-air temperature range (unless otherwise noted), (see 🗵 7-1)

PARAMETE	FROM	то	LOAD		25°C		-40	°C to 125	°C	UNIT
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{pd}	Α	Y	C _L = 15 pF		3.5	5	1		6	
t _{en}	ŌĒ	Y	C _L = 15 pF		4.3	7.2	1		8.5	ns
t _{dis}	ŌĒ	Y	C _L = 15 pF		3.9	7.5	1		8	
t _{pd}	Α	Y	C _L = 50 pF		4.3	7	1		8	
t _{en}	ŌĒ	Y	C _L = 50 pF		5.3	9.2	1		10.5	ns
t _{dis}	ŌĒ	Y	C _L = 50 pF		5.6	8.8	1		10	115
t _{sk(o)}			C _L = 50 pF			1			1	

6.9 Noise Characteristics(1)

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C

	PARAMETER	SN7	SN74LV541A-Q1			
	PARAMETER	MIN	TYP	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V	
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V	
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V	

⁽¹⁾ Characteristics are for surface-mount packages only.


6.10 Operating Characteristics

T_A = 25°C


PARAMETER			ONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF	f = 10 MHz	3.3 V	16.3	pF
			1 - 10 WITZ	5 V	17.8	



6.11 Typical Characteristics




6.11 Typical Characteristics (continued)





7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, and $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS

図 7-1. Load Circuit and Voltage Waveforms

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

8 Detailed Description

8.1 Overview

The SN74LV541A-Q1 device is an octal buffer/driver designed for 2 V to 5.5 V V_{CC} operation.

The active low output enable pins ($\overline{OE1}$ and $\overline{OE2}$) control all eight channels, and are configured so that both must be low for the outputs to be active. When the outputs are enabled, the outputs are actively driving low or high. When the outputs are disabled, the outputs are set into the high-impedance state.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram




図 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10-k Ω resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

8.3.2 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the loff specification in the *Electrical Characteristics* table.



8.3.3 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




図 8-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in 🗵 8-2, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. Please see the mechanical drawing for additional details.

8.3.4 Clamp Diode Structure

8-3 shows the inputs and outputs to this device have negative clamping diodes only.

注意

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




図 8-3. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

表 8-1. Function Table

	OUTPUT ⁽²⁾		
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z

(1) L = input low, H = input high, X = do not care



(2) L = output low, H = output high, Z = high impedance

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV541A-Q1 can be used to drive signals over relatively long traces or transmission lines. To reduce ringing caused by impedance mismatches between the driver, transmission line, and receiver, a series damping resistor placed in series with the transmitter's output can be used. The figure in the *Application Curve* section shows the received signal with three separate resistor values. Just a small amount of resistance can make a significant impact on signal integrity in this type of application.

9.2 Typical Application




図 9-1. Input Expansion with Shift Registers

9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV541A-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV541A-Q1 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV541A-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV541A-Q1 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

注意

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV541A-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74LV541A-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.


Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV541A-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

9.2.5 Application Curves



2 9-2. Simulated Signal Integrity at the Reciever With Different Damping Resistor (Rd) Values

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




図 11-1. Layout Example for the SN74LV541A-Q1 in the WRKS Package



12 Device and Documentation Support

12.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Introduction to Logic application report
- Texas Instruments, Power-Up Behavior of Clocked Devices application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LV541AQDGSRQ1	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L541Q
SN74LV541AQDGSRQ1.A	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L541Q
SN74LV541AQWRKSRQ1	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541AQ
SN74LV541AQWRKSRQ1.A	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541AQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV541A-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025


Catalog : SN74LV541A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated