

SN74LV4T125 単電源 4 バッファ・トランスレータ・ゲート、3 ステート出力 CMOS ロジック・レベル・シフタ付き

1 特長

- 5.0V、3.3V、2.5V、1.8V V_{CC} の単一電源電圧レベル・シフタ
- 動作範囲: 1.8V~5.5V
- 昇圧変換
 - 1.8V V_{CC} で 1.2V⁽¹⁾ から 1.8V
 - 2.5V V_{CC} で 1.5V⁽¹⁾ から 2.5V
 - 3.3V V_{CC} で 1.8V⁽¹⁾ から 3.3V
 - 5.0V V_{CC} で 3.3V から 5.0V
- 降圧変換
 - 1.8V V_{CC} で 3.3V から 1.8V
 - 2.5V V_{CC} で 3.3V から 2.5V
 - 3.3V V_{CC} で 5.0V から 3.3V
- ロジック出力は V_{CC} を基準とする
- 3.3V V_{CC} で最大 50MHz での動作が規定
- 入力ピンの許容電圧: 5.5V
- 動作温度範囲: -40°C~125°C
- 提供している鉛フリー・パッケージ: SC-70 (RGY)
 - 3.5 × 3.5 × 1 mm
- JESD 17 準拠で 250mA 超のラッチアップ性能
- 標準ロジック・ピン配置をサポート
- I_{off} により部分的パワーダウン・モードでの動作をサポート
- CMOS 出力 B は AUP125 および LVC125 と互換性あり。¹

2 アプリケーション

- タブレット
- スマートフォン
- パーソナル・コンピュータ
- 産業用および車載用

3 概要

SN74LV4T125 は低電圧 CMOS バッファ・ゲートで、動作電圧範囲が広く、ポータブル、テレコム、産業用、車載の各アプリケーションに対応します。出力レベルは電源電圧を基準としており、1.8V、2.5V、3.3V、5V の CMOS レベルをサポートします。

入力は、低スレッショルド回路を使用して $V_{CC} = 3.3V$ で 1.8V 入力ロジックと一致するように設計されており、1.8V から 3.3V へのレベル・アップ変換に使用できます。また、5V 許容の入力ピンにより、降圧変換 (例: $V_{CC} = 2.5V$ で 3.3V 入力から 2.5V 出力) が可能です。 V_{CC} の範囲が 1.8V~5.5V と広いため、目的の出力レベルを発生させて外部のコントローラまたはプロセッサに接続できます。

SN74LV4T125 デバイスは、8mA の電流駆動能力を持つように設計されており、高駆動出力によるラインの反射、オーバーシュート、アンダーシュートを低減します。

製品情報

| 部品番号 ⁽¹⁾ | パッケージ | 本体サイズ (公称) |
|---------------------|-----------------|-----------------|
| SN74LV4T125 | PW (TSSOP) (14) | 5.00mm × 4.40mm |
| | RGY (VQFN, 14) | 3.50mm × 3.50mm |

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。




図 3-1. アプリケーション概略図

¹ より低い V_{CC} 条件については、 V_{IH}/V_{IL} と出力駆動能力を参照してください。



Table of Contents

| | | | |
|--|----|--|----|
| 1 特長 | 1 | 8.2 Functional Block Diagram..... | 10 |
| 2 アプリケーション | 1 | 8.3 Feature Description..... | 10 |
| 3 概要 | 1 | 8.4 Device Functional Modes..... | 11 |
| 4 Revision History | 2 | 9 Applications and Implementation | 12 |
| 5 Pin Configuration and Functions | 3 | 9.1 Application Information..... | 12 |
| Pin Functions..... | 3 | 9.2 Typical Application..... | 12 |
| 6 Specifications | 4 | 10 Power Supply Recommendations | 13 |
| 6.1 Absolute Maximum Ratings..... | 4 | 11 Layout | 14 |
| 6.2 ESD Ratings..... | 4 | 11.1 Layout Guidelines..... | 14 |
| 6.3 Recommended Operating Conditions..... | 5 | 11.2 Layout Example..... | 14 |
| 6.4 Thermal Information..... | 5 | 12 Device and Documentation Support | 15 |
| 6.5 Electrical Characteristics..... | 6 | 12.1 Documentation Support..... | 15 |
| 6.6 Switching Characteristics..... | 7 | 12.2 Receiving Notification of Documentation Updates.. | 15 |
| 6.7 Noise Characteristics..... | 8 | 12.3 サポート・リソース..... | 15 |
| 6.8 Operating Characteristics..... | 8 | 12.4 Trademarks..... | 15 |
| 6.9 Typical Characteristics..... | 8 | 12.5 Electrostatic Discharge Caution..... | 15 |
| 7 Parameter Measurement Information | 9 | 12.6 Glossary..... | 15 |
| 8 Detailed Description | 10 | 13 Mechanical, Packaging, and Orderable Information | 15 |
| 8.1 Overview..... | 10 | | |

4 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision B (March 2014) to Revision C (June 2022) | Page |
|---|-------------|
| • 「特長」に「I _{off} により部分的パワーダウン・モードでの動作をサポート」を追加。..... | 1 |
| • 文書全体にわたって表、図、相互参照の採番方法を更新..... | 1 |
| • 「ESD 定格」表、「ドキュメントの更新通知を受け取る方法」セクション、「サポート・リソース」セクションを追加。..... | 1 |

| Changes from Revision A (March 2014) to Revision B (September 2014) | Page |
|---|-------------|
| • 「特長」を更新..... | 1 |
| • Updated Pin Functions table. | 3 |
| • Added ESD Ratings table, Thermal Information table, Typical Characteristics section, Pin Configuration and Functions section, Detailed Description section, Power Supply Recommendations section, Layout section, Receiving Notification of Documentation Updates section, and Community Resources section..... | 4 |
| • Updated Detailed Design Procedure section. | 13 |

| Changes from Revision * (February 2014) to Revision A (March 2014) | Page |
|---|-------------|
| • 1 ページのプレビュー・ドキュメントをフル・バージョンに更新。..... | 1 |

5 Pin Configuration and Functions



Pin Functions

| PIN | | TYPE (1) | DESCRIPTION |
|-----|-------------------|----------|-------------|
| NO. | NAME | | |
| 1 | 1 \overline{OE} | I | Enable 1 |
| 2 | 1A | I | Input 1 |
| 3 | 1Y | O | Output 1 |
| 4 | 2 \overline{OE} | I | Enable 2 |
| 5 | 2A | I | Input 2 |
| 6 | 2Y | O | Output 2 |
| 7 | GND | — | Ground Pin |
| 8 | 3Y | O | Output 3 |
| 9 | 3A | I | Input 3 |
| 10 | 3 \overline{OE} | I | Enable 3 |
| 11 | 4Y | O | Output 4 |
| 12 | 4A | I | Input 4 |
| 13 | 4 \overline{OE} | I | Enable 4 |
| 14 | V _{CC} | — | Power Pin |

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT | |
|------------------|---|--|-----------------------|------|----|
| V _{CC} | Supply voltage range | -0.5 | 7.0 | V | |
| V _I | Input voltage range ⁽²⁾ | -0.5 | 7.0 | V | |
| V _O | Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ | -0.5 | 4.6 | V | |
| | Voltage range applied to any output in the high or low state ⁽²⁾ | -0.5 | V _{CC} + 0.5 | | |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V _O < 0 or V _O > V _{CC} | | ±50 | mA |
| I _O | Continuous output current | | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | | ±70 | mA |
| T _J | Junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | -65 | 150 | °C | |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 |
| | | Machine Model (MM), per JEDEC specification | ±200 |
| | | Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾ | ±1000 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|----------------------------------|-----|-----------------|------|
| V _{CC} | Supply voltage | 1.6 | 5.5 | V | |
| V _I | Input voltage | 0 | 5.5 | V | |
| V _O | Output voltage | High or Low State | 0 | V _{CC} | V |
| | | H-Z | 0 | V _{CC} | V |
| I _{OH} | High-level output current | V _{CC} = 1.8 V | | -3 | mA |
| | | V _{CC} = 2.5 V | | -5 | |
| | | V _{CC} = 3.3 V | | -8 | |
| | | V _{CC} = 5.0 V | | -16 | |
| I _{OL} | Low-level output current | V _{CC} = 1.8 V | | 3 | mA |
| | | V _{CC} = 2.5 V | | 5 | |
| | | V _{CC} = 3.3 V | | 8 | |
| | | V _{CC} = 5.0 V | | 16 | |
| Δt/Δv | Input transition rise or fall rate | V _{CC} = 1.6 V to 2.0 V | | 20 | ns/V |
| | | V _{CC} = 2.3 V to 2.7 V | | 20 | |
| | | V _{CC} = 3 V or 3.6 V | | 20 | |
| | | V _{CC} = 4.5 V to 5.0 V | | 20 | |
| T _A | Operating free-air temperature | -40 | 125 | °C | |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | SN74LV4T125 | | UNIT | |
|-------------------------------|--|---------|------|------|
| | PW | RGY | | |
| | 14 PINS | 14 PINS | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 126.9 | 52.9 | °C/W |
| R _{θJctop} | Junction-to-case (top) thermal resistance | 54.2 | 67.8 | |
| R _{θJB} | Junction-to-board thermal resistance | 68.6 | 29.0 | |
| ψ _{JT} | Junction-to-top characterization parameter | 7.5 | 2.6 | |
| ψ _{JB} | Junction-to-board characterization parameter | 68.0 | 29.1 | |
| R _{θJcbot} | Junction-to-case (bottom) thermal resistance | — | 9.3 | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report ([SPRA953](#)).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | T _A = 25°C | | | T _A = –40°C to 125°C | | UNIT | |
|-------------------------|---|---|---|-----------------------|------|---------------------------------|-----------------------|------|----|
| | | | MIN | TYP | MAX | MIN | MAX | | |
| V _{IH} | High-level input voltage | V _{CC} = 1.65 V to 1.9 V | 0.95 | | | 1 | | V | |
| | | V _{CC} = 2.3 V to 2.7 V | 1.1 | | | 1.2 | | | |
| | | V _{CC} = 3 V to 3.6 V | 1.3 | | | 1.35 | | | |
| | | V _{CC} = 4.5 V to 5.0 V | 2 | | | 2 | | | |
| V _{IL} | Low-level input voltage | V _{CC} = 1.65 V to 1.9 V | | | | 0.55 | | V | |
| | | V _{CC} = 2.3 V to 2.77 V | | | | 0.7 | | | |
| | | V _{CC} = 3 V to 3.6 V | | | | 0.85 | | | |
| | | V _{CC} = 4.5 V to 5.5 V | | | | 0.9 | | | |
| V _{OH} | High-level output voltage | I _{OH} = –50 μA | V _{CC} = 1.65 V to 5.5 V | V _{CC} – 0.1 | | | V _{CC} – 0.1 | | V |
| | | I _{OH} = –2 mA | V _{CC} = 1.65 V | 1.4 | | | 1.35 | | V |
| | | I _{OH} = –3 mA | V _{CC} = 2.3 V | 2.05 | | | 2.0 | | V |
| | | I _{OH} = –5 mA | V _{CC} = 3.0 V | 2.7 | | | 2.6 | | V |
| | | I _{OH} = –8 mA | | 2.6 | | | 2.5 | | |
| | | I _{OH} = –8 mA | V _{CC} = 4.5 V | 3.7 | | | 3.6 | | V |
| | | I _{OH} = –16 mA | | 3.8 | | | 3.7 | | |
| | | I _{OH} = –16 mA | V _{CC} = 5.0 V | 4.4 | | | 4.3 | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 50 μA | V _{CC} = 1.65 V to 5.5 V | | | | 0.1 | | V |
| | | I _{OH} = 2 mA | V _{CC} = 1.65 V | | | | 0.1 | | V |
| | | | V _{CC} = 1.8 V | | | | 0.3 | | |
| | | I _{OH} = 3 mA | V _{CC} = 2.3 V | | | | 0.2 | | V |
| | | | V _{CC} = 2.5 V | | | | 0.3 | | |
| | | I _{OH} = 5 mA | V _{CC} = 3.0 V | | | | 0.35 | | V |
| | | I _{OH} = 8 mA | | | | | 0.4 | | |
| | | I _{OH} = 8 mA | V _{CC} = 3.3 V | | | | 0.45 | | V |
| | | I _{OH} = 8 mA | V _{CC} = 4.5 V | | | | 0.50 | | V |
| | | | | | | | 0.55 | | |
| I _{OH} = 16 mA | V _{CC} = 5.0 V | | | | 0.55 | | V | | |
| I _{OH} = 16 mA | | | | | 0.55 | | | | |
| I _I | Input leakage current | V _I = 0 V or V _{CC} | V _{CC} = 0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V | ±0.1 | | | ±1 | | μA |
| I _{CC} | Static supply current | V _I = 0 V or V _{CC} , I _O = 0; open on loading | V _{CC} = 5.0 V | | | | 2 | | μA |
| | | | V _{CC} = 3.3 V | | | | 2 | | |
| | | | V _{CC} = 2.5 V | | | | 2 | | |
| | | | V _{CC} = 1.8 V | | | | 2 | | |
| ΔI _{CC} | Additional static supply current | One input at 0.3 V or 3.4 V Other inputs at 0 or V _{CC} , I _O = 0 | V _{CC} = 5.5 V | | | | 1.35 | | μA |
| | | One input at 0.3 V or 1.1 V Other inputs at 0 or V _{CC} , I _O = 0 | V _{CC} = 1.8 V | | | | 1.5 | | |
| I _{OZ} | Off-state (High Impedance State) Output Current | V _O = V _{CC} or GND | V _{CC} = 5.5 V | | | | ±0.25 | | μA |
| I _{off} | Partial power down current | V _O or V _I = 0 to 5.5 V | V _{CC} = 0 V | | | | 0.5 | | μA |
| C _i | Input capacitance | V _I = V _{CC} or GND | V _{CC} = 3.3 V | 1.6 | | | 1.6 | | pF |
| C _o | Output capacitance | V _O = V _{CC} or GND | V _{CC} = 3.3 V | 4.8 | | | 4.8 | | pF |

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see [7-1](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | FREQUENCY (TYP) | V _{CC} | C _L | T _A = 25°C | | | T _A = -65°C to 125°C | | | UNIT |
|------------------|--------------|-------------|-----------------|-----------------|----------------|-----------------------|------|-----|---------------------------------|-----|-----|------|
| | | | | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| t _{pd} | Any In | Y | DC to 50 MHz | 5.0 V | 15 pF | 2.8 | 3.2 | | 3 | 3.5 | ns | |
| | | | | | 30 pF | 3 | 3.5 | | 3 | 4.5 | | |
| | | | DC to 50 MHz | 3.3 V | 15 pF | 4 | 4.5 | | 5 | 5.5 | | |
| | | | | | 30 pF | 5 | 5.5 | | 5.5 | 6.5 | | |
| | | | DC to 50 MHz | 2.5 V | 15 pF | 5.5 | 6.5 | | 7 | 7.5 | | |
| | | | | | 30 pF | 6.5 | 7 | | 7.5 | 8.5 | | |
| DC to 30 MHz | 1.8 V | 15 pF | 10 | 11 | | 11 | 12 | | | | | |
| | | 30 pF | 11 | 12 | | 12.5 | 13 | | | | | |
| t _{pZH} | OE | Y | DC to 50 MHz | 5.0 V | 15 pF | 3.5 | 4 | | 3.5 | 4 | ns | |
| | | | | | 30 pF | 3.8 | 4.2 | | 4 | 4.5 | | |
| | | | DC to 50 MHz | 3.3 V | 15 pF | 5 | 5.8 | | 5.8 | 6.1 | | |
| | | | | | 30 pF | 5.5 | 6 | | 5.7 | 6.5 | | |
| | | | DC to 50 MHz | 2.5 V | 15 pF | 7.5 | 8 | | 8.5 | 9 | | |
| | | | | | 30 pF | 8 | 8.5 | | 9 | 9.5 | | |
| DC to 30 MHz | 1.8 V | 15 pF | 14.5 | 15 | | 15.5 | 16.5 | | | | | |
| | | 30 pF | 15.5 | 16 | | 16 | 17 | | | | | |
| t _{pZL} | OE | Y | DC to 50 MHz | 5.0 V | 15 pF | 3 | 3.5 | | 3.5 | 4 | ns | |
| | | | | | 30 pF | 3.5 | 4 | | 4 | 4.5 | | |
| | | | DC to 50 MHz | 3.3 V | 15 pF | 5.3 | 5.6 | | 6 | 6.2 | | |
| | | | | | 30 pF | 5.8 | 6.2 | | 7 | 7.5 | | |
| | | | DC to 50 MHz | 2.5 V | 15 pF | 8 | 8.5 | | 9 | 9.5 | | |
| | | | | | 30 pF | 9 | 9.5 | | 10.5 | 11 | | |
| DC to 30 MHz | 1.8 V | 15 pF | 17 | 17.5 | | 18 | 18.5 | | | | | |
| | | 30 pF | 18 | 18.5 | | 19 | 20 | | | | | |
| t _{pHZ} | OE | Y | DC to 50 MHz | 5.0 V | 15 pF | 3 | 3.5 | | 3.5 | 4 | ns | |
| | | | | | 30 pF | 3.5 | 4 | | 4 | 4.5 | | |
| | | | DC to 50 MHz | 3.3 V | 15 pF | 3.5 | 4 | | 4.5 | 5 | | |
| | | | | | 30 pF | 5 | 6 | | 6.5 | 7 | | |
| | | | DC to 50 MHz | 2.5 V | 15 pF | 5.5 | 6 | | 6 | 6.5 | | |
| | | | | | 30 pF | 7.5 | 8 | | 8 | 9 | | |
| DC to 30 MHz | 1.8 V | 15 pF | 7.5 | 8 | | 8 | 8.5 | | | | | |
| | | 30 pF | 11 | 12 | | 12 | 13 | | | | | |
| t _{PLZ} | OE | Y | DC to 50 MHz | 5.0 V | 15 pF | 2 | 2.5 | | 2 | 2.7 | ns | |
| | | | | | 30 pF | 2 | 3 | | 2 | 3.2 | | |
| | | | DC to 50 MHz | 3.3 V | 15 pF | 2.3 | 2.8 | | 2.5 | 3.2 | | |
| | | | | | 30 pF | 2.8 | 3.2 | | 3.3 | 4 | | |
| | | | DC to 50 MHz | 2.5 V | 15 pF | 3.3 | 3.8 | | 3.8 | 4.2 | | |
| | | | | | 30 pF | 4 | 4.3 | | 4.2 | 5 | | |
| DC to 30 MHz | 1.8 V | 15 pF | 5 | 5.5 | | 5 | 5.7 | | | | | |
| | | 30 pF | 6.5 | 7 | | 7 | 8.5 | | | | | |
| t _{sk} | Any In | Y | DC to 50 MHz | 5.0 V to 2.5 V | 15 pF | | | 1 | 1 | ns | | |
| | | | DC to 30 MHz | 1.8 V | 15 pF | | | | | | | |

6.7 Noise Characteristics

 $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}^{(1)}$

| PARAMETER | | MIN | TYP | MAX | UNIT |
|-------------|--|------|------|------|------|
| $V_{OL(P)}$ | Quiet output, maximum dynamic V_{OL} | | 0.4 | 0.8 | V |
| $V_{OL(V)}$ | Quiet output, minimum dynamic V_{OL} | | -0.3 | -0.8 | V |
| $V_{OH(V)}$ | Quiet output, minimum dynamic V_{OH} | | 3 | | V |
| $V_{IH(D)}$ | High-level dynamic input voltage | 2.31 | | | V |
| $V_{IL(D)}$ | Low-level dynamic input voltage | | | 0.99 | V |


(1) Characteristics are for surface-mount packages only.

6.8 Operating Characteristics

 $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

| PARAMETER | | TEST CONDITIONS | TYP | UNIT |
|-----------|-------------------------------|--|-----|------|
| C_{pd} | Power dissipation capacitance | $C_L = 50\text{ pF}$, $f = 10\text{ MHz}$ | 16 | pF |






6.9 Typical Characteristics



6-1. Switching Characteristics at 50 MHz
Excellent Signal Integrity (1.8 V to 3.3 V at 3.3-V V_{CC})

7 Parameter Measurement Information

7.1



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
 - The outputs are measured one at a time, with one input transition per measurement.
 - All parameters and waveforms are not applicable to all devices.

7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LVxTxx family was created to allow up- or down-voltage translation with only one power rail. The family has over-voltage tolerant inputs that allow down translation from up to 5.5 V to the V_{CC} level that can be as low as 1.8 V. The family SN74LVxTxx also has a lowered switching threshold that allows it to translate up to the V_{CC} level that can be as high as 5.5 V.

8.1.1 Translating Down

Using these parts to translate down is very simple. Because the inputs are tolerant to 5.5 V at any valid V_{CC} , they can be used to down translate. The input can be any level above V_{CC} up to 5.5 V and the output will equal the V_{CC} level, which can be as low as 1.8 V. One important advantage to down translating using this part is that the I_{CC} current will remain less than or equal to the specified value.

Down translation possibilities with SN74LVxTxx:

- With 1.8-V V_{CC} from 2.5 V, 3.3 V, or 5 V down to 1.8 V.
- With 2.5-V V_{CC} from 3.3 V or 5 V down to 2.5 V.
- With 3.3-V V_{CC} from 5 V down to 3.3 V.


8.1.2 Translating Up

Using the SN74LVxTxx family to translate up is very simple. The input switching threshold is lowered so the high level of the input voltage can be much lower than a typical CMOS V_{IH} . For instance, If the V_{CC} is 3.3 V then the typical CMOS switching threshold would be $V_{CC} / 2$ or 1.65 V. This means the input high level must be at least $V_{CC} \times 0.7$ or 2.31 V. On the LVxT devices the input threshold for 3.3-V V_{CC} is approximately 1 V. This allows a signal with a 1.8-V V_{IH} to be translated up to the V_{CC} level of 3.3 V.

Up translation possibilities with SN74LVxTxx:

- With 2.5-V V_{CC} from 1.8 V to 2.5 V.
- With 3.3-V V_{CC} from 1.8 V or 2.5 V to 3.3 V.
- With 5-V V_{CC} From 2.5 V or 3.3 V to 5 V.

8.2 Functional Block Diagram



8.3 Feature Description

This part is a single supply buffer that is capable up or down translation. The output will equal V_{CC} while the input can vary from 1.2 V to 5.5 V.

Up Translation Mode:

- 1.2 V to 1.8 V at 1.8-V V_{CC}
- 1.5 V to 2.5 V at 2.5-V V_{CC}
- 1.8 V to 3.3 V at 3.3-V V_{CC}
- 3.3 V to 5.0 V at 5.0-V V_{CC}

Down Translation Mode:

- 3.3 V to 1.8 V at 1.8-V V_{CC}
- 3.3 V to 2.5 V at 2.5-V V_{CC}
- 5.0 V to 3.3 V at 3.3-V V_{CC}

8.4 Device Functional Modes

This device performs the function of a buffer where input logic level equals the output logic level, while providing buffering and drive to the output. The SN74LV4T125 device will also translate voltages up or down while performing this function.

**表 8-1. Function Table
(Each Buffer)**

| INPUTS ⁽¹⁾ | | OUTPUT ⁽²⁾ |
|-----------------------|---|-----------------------|
| OE | A | Y |
| L | H | H |
| L | L | L |
| H | X | Z |

表 8-2. Supply $V_{CC} = 3.3$ V

| INPUT b (Lower Level Input) | | OUTPUT (V_{CC} CMOS) |
|--------------------------------|---|----------------------------|
| A | B | Y |
| $V_{IH}(\min) = 1.35$ V | | $V_{OH}(\min) = 2.9$ V |
| $V_{IL}(\max) = 0.8$ V | | $V_{OL}(\max) = 0.2$ V |

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance
 (2) H = Driving High, L = Driving Low, Z = High Impedance State


9 Applications and Implementation

Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

Based upon the lower-threshold circuit design of the LVxT family, the LVxT family also supports level translation. For level translation up and down, the LVxT family requires only a single power supply.



9.2 Typical Application




図 9-1. Switching Thresholds for 1.8 V to 3.3 V Translation



9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. The input threshold levels are lowered to allow for up translation. At 5 V the device has equivalent TTL input levels.

9.2.2 Detailed Design Procedure

1. Recommended input conditions:
 - Rise time and fall time specifications. See ($\Delta t/\Delta V$) in [Recommended Operating Conditions](#) table.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in [Recommended Operating Conditions](#) table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
2. Recommend output conditions:
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC} .

9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the [Recommended Operating Conditions](#).

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended. If there are multiple V_{CC} pins, then 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in [Figure 11-1](#) are the rules that must be observed under all circumstances.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

11.2 Layout Example




Figure 11-1. Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Additional Product Selection

| DEVICE | PACKAGE | DESCRIPTION |
|-------------|---------------|--|
| SN74LV1T00 | DCK, DBV | 2-Input Positive-NAND Gate |
| SN74LV1T02 | DCK, DBV | 2-Input Positive-NOR Gate |
| SN74LV1T04 | DCK, DBV | Inverter Gate |
| SN74LV1T08 | DCK, DBV | 2-Input Positive-AND Gate |
| SN74LV1T34 | DCK, DBV, DRL | Single Buffer Gate |
| SN74LV1T14 | DCK, DBV | Single Schmitt-Trigger Inverter Gate |
| SN74LV1T32 | DCK, DBV | 2-Input Positive-OR Gate |
| SN74LV1T86 | DCK, DBV | Single 2-Input Exclusive-Or Gate |
| SN74LV1T125 | DCK, DBV, DRL | Single Buffer Gate with 3-state Output |
| SN74LV1T126 | DCK, DBV, DRL | Single Buffer Gate with 3-state Output |
| SN74LV4T125 | RGY, PW | Quadruple Bus Buffer Gate With 3-State Outputs |

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| SN74LV4T125PWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | LV4T125 |
| SN74LV4T125PWR.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV4T125 |
| SN74LV4T125RGYR | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | LVT125 |
| SN74LV4T125RGYR.A | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | LVT125 |
| SN74LV4T125RGYRG4 | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVT125 |
| SN74LV4T125RGYRG4.A | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVT125 |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4T125 :

- Automotive : [SN74LV4T125-Q1](#)
- Enhanced Product : [SN74LV4T125-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LV4T125PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LV4T125RGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |
| SN74LV4T125RGYRG4 | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV4T125PWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LV4T125RGYR | VQFN | RGY | 14 | 3000 | 360.0 | 360.0 | 36.0 |
| SN74LV4T125RGYRG4 | VQFN | RGY | 14 | 3000 | 360.0 | 360.0 | 36.0 |

GENERIC PACKAGE VIEW


RGY 14

VQFN - 1 mm max height

3.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231541/A


RGY0014A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4219040/A 09/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4219040/A 09/2015

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4219040/A 09/2015

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PW0014A



PACKAGE OUTLINE
TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月