SDLS175 p2536, JANUARY 1980 - REVISED MARCH 1988

- · Will Not Trigger from Clear
- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- . Overriding Clear Teminates Output Pulse
- 'LS422 Has Internal Timing Resistor

#### description


The 'LS422 and 'LS423 are identical to 'LS122 and 'LS123 except they cannot be triggered via clear.

These d-c triggered multivibrators feature output-pulse-width control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The 'LS422 contains an internal timing resistor that allows the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.


The 'LS422 and 'LS423 have enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond. The 'LS422 Rint is nominally 10 k ohms.

The SN54LS422 and SN54LS423 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74LS422 and SN74LS423 are characterized for operation from 0°C to 70°C.


SN54LS423...J OR W PACKAGE SN74LS423...D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)




SN54LS422 ... J OR W PACKAGE SN74LS422 ... D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS422 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS423 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



- NOTES: 1. An external timing capacitor may be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$  (positive).
  - 2. To use the internal timing resistor of 'LS422, connect  $\rm R_{int}$  to  $\rm V_{CC}$
  - For improved pulse width accuracy and repeatability, connect an external resistor between R<sub>ext</sub>/C<sub>ext</sub> and V<sub>CC</sub> with R<sub>int</sub> open-circulted.
  - 4. To obtain variable pulse widths, connect an external variable resistance between Rint or Reaxt/Cext and VCC.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

description (continued)


'LS422 FUNCTION TABLE


'LS423
FUNCTION TABLE


	OUT	צדטי				
CLEAR	Αı	A2	81	82	o	ā
L	Х	Х	×	×	L	Н
×	H	н	X	×	LŤ	нt
×	x	X	L	Х	LŤ	нt
×	×	×	X	L	L.	нŤ.
н	Ĺ.	Х	†	н	$\mathbf{\Gamma}$	Г
н	L	×	н	1	л	П
H	×	Ł	;	н	$\Lambda$	U
11	×	L	н	٠	л	ъ
	14	ţ	н	н	Л	¥
, н	1	1	н	Н	л	IJ
14	<b>.</b>	+4	H	н	Л	u.

INPL	JTS	OUTPUTS				
CLEAR	A	8	Q	ã		
L	×	×	L	H		
×	Н	×	LŤ	нt		
х	×	L	LŤ	нī		
н	L	t	J.	Л,		
н		н	л	ਪੁ		

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.









NOTE: Retrigger pulses starting before 0.22 C<sub>ext</sub> (in picofrads) nanoseconds after the initial trigger pulse will be ignored and the output pulse will remain unchanged.

FIGURE 1-TYPICAL INPUT/OUTPUT PULSES


### logic symbols†






<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagrams (positive logic)




Rint is nominally 10 k ohms



Pin numbers shown are for D, J, N, and W packages.

## schematics of inputs and outputs





## SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

### recommended operating conditions

		SN54LS'			SN74LS'			
	MIN	MOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-400			<del>-40</del> 0	μΑ	
Low-level output current, IOL			4			8	mΑ	
Pulse width, tw	40			40			ns	
External timing resistance, Rext	5		180	5		260	kΩ	
External capacitance, C <sub>ext</sub>	No	restrict	ion	No	No restriction			
Wiring capacitance at Rext/Cext terminal			50		-	50	ρF	
Operating free-air temperature, TA	-55		125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	75	ST CONDITIONS†			SN54LS	;		SN74LS	·	UNIT
	FARAMETER	16:	ST COMOLITORS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	ואוט
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage			·	1		0.7			0.8	V
VIK	Input clamp voltage	VCC = MIN.	l <sub>I</sub> = -18 mA				-1.5			-1.5	V
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = 400 μA		2,5	3,5		2.7	3.5		V
V <sub>Q</sub> L	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0,25	0.4		0.25 0.35	0.4 0.5	V
f <sub>f</sub>	Input current at maximum input voltage	VCC = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mΔ
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
ΉL	Low-level input current	VCC = MAX,	V <sub>1</sub> ≈ 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current \$	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
lcc	Supply current (quiescent or triggered)	VCC = MAX,	See Note 6	'LS422 'LS423		6 12	11 20		6 12	11 20	mΑ

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 5. To measure VOH at Q, VOL at Q, or IOS at Q, ground Rext/Cext, apply 2 V to B and clear, and pulse A from 2 V to 0 V.

## switching characteristics, VCC = 5 V, TA = 25°C, see note 7

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT	
	Α		_ ·- ·- ·- ·- ·			23	3 <b>3</b>	
tPLH -	8 Q					23	44	ns .
		C -0	B - E 1-O		32	45		
tPHL -	В		C <sub>ext</sub> = 0, C <sub>L</sub> = 15 pF,	$R_{ext} = 5 k\Omega,$ $R_{L} = 2 k\Omega$		34	56	ns ·
t <sub>PHL</sub>		Q	C[ * 15 pF,			20	27	
tPLH .	Clear	Q				28	45	ns:
twQ (min)	A or B	α				116	200	ns
Dw <sup>1</sup>	A or B	a	C <sub>ext</sub> = 1000 pF, C <sub>L</sub> = 15 pF,	$R_{ext} = 10 \text{ k}\Omega$ , $R_L = 2 \text{ k}\Omega$	4	4.5	5	μs

 $<sup>\</sup>P_{t_{\mathbf{WQ}}} = \text{width of pulse output Q}.$ 

NOTE 7: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

<sup>6.</sup> With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock

## TYPICAL APPLICATION DATA FOR 'LS422, 'LS423<sup>†</sup>

The basic output pulse width is essentially determined by the values of external capacitance and timing resistance. For pulse widths when  $C_{\rm ext} \leq 1000\,$  pF, use Figure 3. For  $C_{\rm ext}$  between 0.1 nF and 1  $\mu$ F, the pulse width may be defined as:

with K obtained from Figure 4.

When  $C_{\text{ext}} \ge 1 \,\mu\text{F}$ , the output pulse width is defined as:

$$t_W \approx 0.33 \text{-RT} \cdot C_{ext}$$


Where

RT is in kilohms (internal or external timing resistance)

Cext is in pF

tw is in nanoseconds


For maximum noise immunity, system ground should be applied to the  $C_{\text{ext}}$  node, even though the  $C_{\text{ext}}$  node is already tied to the ground lead internally. Due to the timing scheme used by the 'LS422 and 'LS423, a switching diode is not required to prevent reverse biasing when using electrolytic capacitors.



TIMING COMPONENT CONNECTIONS FIGURE 2

## 'LS422, 'LS423 TYPICAL OUTPUT PULSE WIDTH vs

### **EXTERNAL TIMING CAPACITANCE**





<sup>†</sup> This value of resistance exceeds the maximum recommended for use over the full temperature range of the SN54LS circuits.

FIGURE 3





### TYPICAL APPLICATION DATA FOR 'LS422, 'LS423 †





#### VARIATION IN OUTPUT PULSE WIDTH





NOTE 8: For the LS422, the internal timing resistor,  $R_{\rm int}$  was used. For the LS422/423, an external timing resistor was used for  $R_{\rm T}$ . † Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable for SN54LS422 and SN54LS423 only.

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LS423D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS423
SN74LS423D.A	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS423
SN74LS423N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS423N
SN74LS423N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS423N
SN74LS423NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS423
SN74LS423NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS423

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 7-Oct-2025

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
L	SN74LS423NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	SN74LS423NSR	SOP	NS	16	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS423D	D	SOIC	16	40	507	8	3940	4.32
SN74LS423D.A	D	SOIC	16	40	507	8	3940	4.32
SN74LS423N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS423N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS423N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS423N.A	N	PDIP	16	25	506	13.97	11230	4.32

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated