

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-μA Max I<sub>CC</sub>

SN54HCU04 . . . J OR W PACKAGE SN74HCU04 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



- Typical t<sub>pd</sub> = 7 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Unbuffered Outputs

SN54HCU04 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# description/ordering information

The 'HCU04 devices contain six independent inverters. They perform the Boolean function  $Y = \overline{A}$  in positive logic.

#### **ORDERING INFORMATION**

TA	PACKA	GE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74HCU04N	SN74HCU04N
		Tube of 50	SN74HCU04D	
	SOIC - D	Reel of 2500	SN74HCU04DR	HCU04
		Reel of 250	SN74HCU04DT	
-40°C to 85°C	SOP - NS	Reel of 2000	SN74HCU04NSR	HCU04
	SSOP - DB	Reel of 2000	SN74HCU04DBR	HU04
		Reel of 90	SN74HCU04PW	
	TSSOP - PW	Reel of 2000	SN74HCU04PWR	HCU04
		Reel of 250	SN74HCU04PWT	
	CDIP – J	Tube of 25	SNJ54HCU04J	SNJ54HCU04J
−55°C to 125°C	CFP – W	Tube of 150	SNJ54HCU04W	SNJ54HCU04W
	LCCC – FK	Tube of 55	SNJ54HCU04FK	SNJ54HCU04FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE** (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see N	ote 1) ±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (s	ee Note 1) ±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D p	package 86°C/W
DB	package 96°C/W
N	package 80°C/W
NS	package 76°C/W
PV	V package 113°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

			SI	154HCU	)4	SN	174HCU0	)4	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.7			1.7			
VIН	VIH High-level input voltage	V <sub>CC</sub> = 4.5 V	3.6			3.6			V
		VCC = 6 V	4.8			4.8			
		V <sub>CC</sub> = 2 V			0.5			0.5	
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		VCC = 6 V			1.8			1.8	
٧ <sub>I</sub>	Input voltage		0		VCC	0		VCC	V
VO	Output voltage	_	0		VCC	0		VCC	V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555		TEST CONDITIONS			4 = 25°C	;	SN54H	CU04	SN74H	CU04	
PARAMETER	TEST CON	DITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.8			1.8		1.8		
		I <sub>OH</sub> = -20 μA	4.5 V	4			4		4		
VOH	$V_I = V_{CC}$ or GND		6 V	5.5			5.5		5.5		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98			3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48			5.2		5.34		
			2 V			0.2		0.2		0.2	
		I <sub>OL</sub> = 20 μA	4.5 V			0.5		0.5		0.5	
VOL	$V_I = V_{CC}$ or GND		6 V			0.5		0.5		0.5	V
		$I_{OL} = 4 \text{ mA}$	4.5 V			0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V			0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0	·	6 V			±100		±1000		±1000	nA
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V			2		40		20	μΑ
C <sub>i</sub>		_	2 V to 6 V		3	10		10		10	pF


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	TO (OUTPUT)	.,	T <sub>A</sub> = 25°C			SN54HCU04		SN74HCU04		LINUT
PARAMETER	(INPUT)		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>pd</sub>			2 V		40	80		120		100	
	А	Y	4.5 V		8	16		24		20	ns
·			6 V		7	14		20		17	
			2 V		38	75		110		95	
tf		Y	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per inverter	No load	20	pF

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. The outputs are measured one at a time, with one input transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

24-Jul-2025

# **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
86010012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	86010012A SNJ54HCU 04FK
8601001CA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8601001CA SNJ54HCU04J
SN54HCU04J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HCU04J
SN54HCU04J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HCU04J
SN74HCU04D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 85	HCU04
SN74HCU04DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04DT	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 85	HCU04
SN74HCU04N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HCU04N
SN74HCU04N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HCU04N
SN74HCU04NE4	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HCU04N
SN74HCU04NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04NSR.A	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04NSR.B	Active	Production	SOP (NS)   14	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04PW	Obsolete	Production	TSSOP (PW)   14	-	-	Call TI	Call TI	-40 to 85	HCU04
SN74HCU04PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04PWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04PWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04PWRG4.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCU04
SN74HCU04PWT	Obsolete	Production	TSSOP (PW)   14	-	-	Call TI	Call TI	-40 to 85	HCU04
SNJ54HCU04FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	86010012A SNJ54HCU 04FK
SNJ54HCU04FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	86010012A SNJ54HCU 04FK
SNJ54HCU04J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8601001CA SNJ54HCU04J

24-Jul-2025

SNJ54HCU04J



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SNJ54HCU04J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8601001CA

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HCU04, SN74HCU04:

Catalog: SN74HCU04

Military: SN54HCU04

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 24-Jul-2025

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCU04DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCU04NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74HCU04PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCU04PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCU04DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74HCU04NSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74HCU04PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74HCU04PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
86010012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74HCU04N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCU04N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCU04N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCU04N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCU04NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCU04NE4	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54HCU04FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HCU04FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated