









SN54HC4040, SN74HC4040

JAJSOC8E - DECEMBER 1982 - REVISED MARCH 2022

# SNx4HC4040 12 ビット非同期バイナリ・カウンタ

## 1 特長

- 幅広い動作電圧範囲:2V~6V
- 出力は最大 10 個の LSTTL 負荷を駆動可能
- 低い消費電力、最大 I<sub>CC</sub> 80µA
- t<sub>pd</sub> = 12ns (標準値)
- 5V で ±4mA の出力駆動能力
- 低い入力電流、最大 1µA


## 2 説明

'HC4040 デバイスは 12 段非同期バイナリカウンタで、す べての段の出力を外部で使用できます。クリア (CLR) 入 力が HIGH レベルになると、非同期でカウンタをクリアし、 すべての出力を LOW にリセットします。 クロック (CLK) 入 力が HIGH から LOW へ遷移するときに、カウントが進み ます。アプリケーションとしては、時間遅延回路、カウンタ 制御、周波数分割回路があります。

#### デバイス情報

部品番号	パッケージ(1)	本体サイズ (公称)							
SN74HC4040D	SOIC (16)	9.90mm × 3.90mm							
SN74HC4040N	PDIP (16)	19.31mm × 6.35mm							
SN74HC4040NS	SO (16)	6.20mm × 5.30mm							
SN74HC4040PW	TSSOP (16)	5.00mm × 4.40mm							
SN54HC4040J	CDIP (16)	24.38mm × 6.92mm							
SNJ54HC4040FK	LCCC (20)	8.89mm × 8.45mm							
SNJ54HC4040W	CFP (16)	10.16mm × 6.73mm							

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

#### 機能ブロック図



### **Table of Contents**

1 特長1	7.2 Functional Block Diagram
2 説明1	7.3 Device Functional Modes
3 Revision History	8 Power Supply Recommendations9
4 Pin Configuration and Functions	9 Layout9
5 Specifications4	9.1 Layout Guidelines9
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support10
5.2 Recommended Operating Conditions <sup>(1)</sup>	10.1 Documentation Support10
5.3 Thermal Information4	10.2 Receiving Notification of Documentation Updates 10
5.4 Electrical Characteristics5	10.3 サポート・リソース10
5.5 Timing Characteristics5	10.4 Trademarks10
5.6 Switching Characteristics6	10.5 Electrostatic Discharge Caution10
5.7 Operating Characteristics6	10.6 Glossary10
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable
7 Detailed Description8	Information10
7.1 Overview8	


# **3 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


# Changes from Revision D (September 2003) to Revision E (March 2022)



# **4 Pin Configuration and Functions**



J, W, D, DB, N, NS, or PW Package 16-Pin CDIP, CFP, SOIC, SSOP, PDIP, SO, or TSSOP Top View



NC - No internal connection

FK Package 20-Pin LCCC Top View



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	(V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	(V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±25	mA
	Continuous current through V <sub>C</sub>	c or GND		±50	mA
TJ	Junction temperature	Junction temperature			°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 5.2 Recommended Operating Conditions<sup>(1)</sup>

			SN	54HC4040		SN74HC4040			UNIT
			MIN	NOM MA	X	MIN	NOM	MAX	ONIT
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
$V_{IH}$	V <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V		(	.5			0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.	35			1.35	V
		V <sub>CC</sub> = 6 V			.8		,	1.8	
VI	Input voltage		0	V	СС	0		V <sub>CC</sub>	V
Vo	Output voltage		0	V	СС	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		10	00			1000	
t <sub>t</sub>	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V		5	00			500	ns
		V <sub>CC</sub> = 6 V		4	00			400	
T <sub>A</sub>	Operating free-air temperature		-55	1	25	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

#### 5.3 Thermal Information

		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	73	82	67	64	108	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unelss otherwise noted)

	PARAMETER	TEST CONDITIONS(1)	V <sub>CC</sub>	T,	<sub>A</sub> = 25°C		SN54H0	C4040	SN74HC4040		UNIT
	PARAMETER	TEST CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2	1.9	1.998		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5	4.4	4.499		4.4		4.4		
V <sub>OH</sub>	V <sub>OH</sub> High-level output voltage		6	5.9	5.999		5.9		5.9		V
	I <sub>OH</sub> = – 4 mA	4.5	3.98	4.3		3.7		3.84			
		I <sub>OH</sub> = - 5.2 mA	6	5.48	5.8		5.2		5.34		
		I <sub>OL</sub> = 20 μA	2		0.002	0.1		0.1		0.1	
			4.5		0.001	0.1		0.1		0.1	
V <sub>OL</sub>	Low-level output voltage		6		0.001	0.1		0.1		0.1	V
		I <sub>OL</sub> = 4 mA	4.5		0.17	0.26		0.4		0.33	
		I <sub>OL</sub> = 5.2 mA	6		0.15	0.26		0.4		0.33	
l <sub>l</sub>	Input hold current	V <sub>I</sub> = V <sub>CC</sub> or 0	6		±0.1	±100		±1000		±1000	nA
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or 0. $I_O = 0$	6			8		160		80	μA
C <sub>i</sub>	Input capacitance		2 to 6		3	10		10		10	pF

<sup>(1)</sup>  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

## 5.5 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	'	<u> </u>	V 00	T <sub>A</sub> = 25	5°C	SN54HC	4040	SN74HC4	1040	UNIT
			V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2		5.5		3.7		4.3	
f <sub>CLK</sub>	Clock frequency		4.5		28		19		22	MHz
			6		33		22		25	
			2	90		135		115		
		CLK high or low	4.5	18		27		23		ns
	Pulse duration		6	15		23		20		
t <sub>W</sub>	ruise duration		2	70		105		90		115
		CLR high	4.5	14		21		18		
			6	12		18		15		
t <sub>su</sub>	$t_{\text{su}}$ Setup time, CLR inactive before CLK $\downarrow$		2	60		90		75		
			4.5	12		18		15		ns
				10		15		13		



# **5.6 Switching Characteristics**

C<sub>L</sub> = 50 pF. See Parameter Measurement Information

PARAMETER	FROM	то	V 00	T,	<sub>λ</sub> = 25°C		SN54HC	4040	SN74HC4	4040	UNIT	
PARAWEIER	(INPUT)	(OUTPUT)	(OUTPUT)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>max</sub>			2	5.5	10		3.7		4.3			
			4.5	28	45		19		22		ns	
			6	33	53		22		25			
			2		62	150		225		190		
t <sub>pd</sub>	CLK	LK Q <sub>A</sub>	4.5		16	30		45		38	ns	
			6		12	26		38		32		
			2		63	140		210		175		
t <sub>PHL</sub>	CLR	Any	4.5		17	28		42		35	ns	
			6		13	24		36		30		
			2		28	75		110		95		
t <sub>t</sub>		Any	4.5		8	15		22		19	ns	
			6		6	13		19		16		

# **5.7 Operating Characteristics**

T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	88	pF

#### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{\rm O}$  = 50  $\Omega$ ,  $t_{\rm t}$  < 6 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

図 6-1. Load Circuit for Push-Pull Outputs




図 6-2. Voltage Waveforms, Standard CMOS Inputs
Pulse Duration




図 6-3. Voltage Waveforms, Standard CMOS Inputs
Setup and Hold Times





図 6-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between  $t_{\text{r}}$  and  $t_{\text{f}}$  is the same as  $t_{\text{t}}.$ 

図 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs




## 7 Detailed Description

#### 7.1 Overview

The 'HC4040 devices are 12-stage asynchronous binary counters, with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

# 7.2 Functional Block Diagram



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

#### 7.3 Device Functional Modes

# Function Table (each buffer)

INP	UTS	FUNCTION
CLK	CLR	TONOTION
1	L	No change
$\downarrow$	L	Advance to next stage
Х	Н	All outputs L



## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{\rm CC}$ , whichever makes more sense for the logic function or is more convenient.



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

#### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossar

This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

9-Nov-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
85004012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85004012A SNJ54HC 4040FK
8500401EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401EA SNJ54HC4040J
8500401FA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401FA SNJ54HC4040W
SN54HC4040J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC4040J
SN54HC4040J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC4040J
SN74HC4040D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 85	HC4040
SN74HC4040DBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040DBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040DT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 85	HC4040
SN74HC4040N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC4040N
SN74HC4040N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC4040N
SN74HC4040NE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC4040N
SN74HC4040NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	HC4040
SN74HC4040PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040PWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040PWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4040
SN74HC4040PWT	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	HC4040
SNJ54HC4040FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85004012A SNJ54HC 4040FK
SNJ54HC4040FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	85004012A SNJ54HC 4040FK



9-Nov-2025



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SNJ54HC4040J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401EA SNJ54HC4040J
SNJ54HC4040J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401EA SNJ54HC4040J
SNJ54HC4040W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401FA SNJ54HC4040W
SNJ54HC4040W.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8500401FA SNJ54HC4040W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

#### OTHER QUALIFIED VERSIONS OF SN54HC4040, SN74HC4040:

● Catalog : SN74HC4040

● Military: SN54HC4040

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications






#### TAPE AND REEL INFORMATION

NSTRUMENTS





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC4040DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC4040DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC4040NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74HC4040PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC4040PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC4040PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 11-Oct-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC4040DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74HC4040DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC4040NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74HC4040PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC4040PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC4040PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0



www.ti.com 11-Oct-2025

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
85004012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8500401FA	W	CFP	16	25	506.98	26.16	6220	NA
SN74HC4040N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC4040NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC4040FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC4040FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC4040W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54HC4040W.A	W	CFP	16	25	506.98	26.16	6220	NA

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月