SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

DGG OR DGV PACKAGE

- Member of the Texas Instruments
 Widebus™ Family
- TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- Split LVTTL Port Provides a Feedback Path for Control and Diagnostics Monitoring
- AO Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Open-Drain Outputs (100 mA)
- Reduced LVTTL Outputs (-12 mA/12 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

(TOP VIEW) IMODE1 48 II IMODE0 47 BIAS V_{CC} AI1 2 Пз AO1 46 **∏** B1 GND ∏4 45 | GND 44 OEAB AI2 [5 AO2 **∏**6 43 **∏** B2 V_{CC} []7 42 | ERC AI3 **∏**8 41 OEAB AO3 ∏9 40 II B3 GND 110 39 GND AI4 1 11 38 CLKAB/LEAB AO4 12 37 **∏** B4 36 ∏ B5 AO5 | 13 AI5 14 35 CLKBA/LEBA GND 15 34 **∏** GND AO6 **1**16 33 **∏** B6 32 OEBA AI6 17 V_{CC} 18 31 V_{CC} П 19 30 **B**7 AO7 29 LOOPBACK AI7 20 GND 21 28 **∏** GND 27 **|** B8 AO8 **∏** 22 26 V_{REF} AI8 **□**23 OMODE0 ∏24 25 OMODE1

description

The SN74GTLP22033 is a high-drive, 8-bit, three-wire registered transceiver that provides inverted LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring, the same functionality as the SN74FB2033. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OECTM circuitry, and TI-OPCTM circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

The AO outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP22033 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTLP ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, *Texas Instruments GTLP Frequently Asked Questions*, literature number SCEA019, and *GTLP in BTL Applications*, literature number SCEA017.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and can be directly driven by TTL or 5-V CMOS devices. V_{REF} is the B-port differential input reference voltage.


This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OEAB} should be tied to V_{CC} through a pullup resistor and OEAB and OEBA should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

GQL PACKAGE (TOP VIEW)



terminal assignments

		•						
	1	2	3	4	5	6		
Α	IMODE1	NC	NC	NC	NC	IMODE0		
В	AO1	Al1	GND	GND	BIAS V _{CC}	B1		
С	AO2	Al2	Vcc	ERC	OEAB	B2		
D	AO3	Al3	GND	GND	OEAB	В3		
Е	AO4	Al4			CLKAB/LEAB	B4		
F	AO5	AI5			CLKBA/LEBA	B5		
G	AO6	Al6	GND GND		OEBA	В6		
Н	AO7	AI7	Vcc Vcc		V _{CC} V _{CC} LOOPBAC		LOOPBACK	В7
J	AO8	Al8	GND GND		V _{REF}	B8		
K	OMODE0	NC	NC	NC	NC	OMODE1		

NC = No internal connection



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLP22033DGGR	GTLP22033
	TVSOP – DGV	Tape and reel	SN74GTLP22033DGVR	GT22033
	VFBGA – GQL	Tape and reel	SN74GTLP22033GQLR	GS033

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

functional description

The SN74GTLP22033 is a high-drive (100 mA), 8-bit, three-wire registered transceiver containing D-type latches and D-type flip-flops for data-path operation in the transparent, latched, or flip-flop modes. Data transmission is complementary, with inverted AI data going to the B port and inverted B data going to AO. The split LVTTL AI and AO provides a feedback path for control and diagnostics monitoring.

The logic element for data flow in each direction is configured by two mode (IMODE1 and IMODE0 for B to A, OMODE1 and OMODE0 for A to B) inputs as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock (CLKAB/LEAB or CLKBA/LEBA) input. In the latch mode, the clock inputs serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO enable/disable control is provided by OEBA. When OEBA is low or when V_{CC} is less than 1.5 V, AO is in the high-impedance state. When OEBA is high, AO is active (high or low logic levels).

The B port is controlled by OEAB and $\overline{\text{OEAB}}$. If OEAB is low, $\overline{\text{OEAB}}$ is high, or V_{CC} is less than 1.5 V, the B port is inactive. If OEAB is high and $\overline{\text{OEAB}}$ is low, the B port is active.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO) or inactive (B port) states.



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

Function Tables

FUNCTION/MODE

	INPUTS					OUTPUT	MODE		
OEBA	OEAB	OEAB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	OUIFUI	WIODE
L	L	Х	Х	Х	Х	Х	Х	Z	Isolation
L	Χ	Н	Χ	Χ	Χ	Χ	X	۷	isolation
Х	Н	L	L	L	Х	Х	Х		Buffer
Х	Н	L	L	Н	Χ	Χ	X	Inverted AI to B	Flip-flop
Х	Н	L	Н	Χ	Χ	Χ	X		Latch
Н	L	Х	Х	Х	L	L	L		5 "
Н	Χ	Н	Χ	Χ	L	L	L	Inverted B to AO	Buffer
Н	L	Х	Х	Х	L	Н	L		E: 4
Н	Χ	Н	Χ	Χ	L	Н	L	Inverted B to AO	Flip-flop
Н	L	Х	Х	Х	Н	Х	L	Leave the d B to A O	Latak
Н	X	Н	Χ	Χ	Н	Χ	L	Inverted B to AO	Latch
Н	L	Х	Х	Х	L	L	Н	AI to AO	Buffer
Н	Χ	Н	Χ	Χ	L	L	Н	AI IO AO	bullet
Н	L	Х	Х	Х	L	Н	Н	AI to AO	Flip flop
Н	Χ	Н	Χ	Χ	L	Н	Н	AI IO AO	Flip-flop
Н	L	Х	Х	Х	Н	Х	Н	AI to AO	Latch
Н	Х	Н	Х	Х	Н	Х	Н	AI IU AU	Laten
Н	Н	L	Х	Х	Х	Х	L	Inverted AI to B, Inverted B to AO	Transparent with feedback path

ENABLE/DISABLE

	INPUTS	OUTI	PUTS	
OEBA	OEAB	OEAB	AO	В
L	Х	Х	Z	
Н	Χ	Χ	Active	
Х	L	L		Z
Х	L	Н		Z
Х	Н	L		Active
Х	Н	Н		Z

BUFFER

INPUT	OUTPUT
L	Н
Н	L

LATCH

INPU	ОИТРИТ	
CLK/LE DATA		OUTFUT
Н	L	Н
Н	Н	L
L	X	Q_0



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

Function Tables (Continued)

LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P‡

[†]Q is the input to the B-to-A logic element.

SELECT

INP	UTS	SELECTED
MODE1 MODE0		LOGIC ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Χ	Latch

FLIP-FLOP

INPU'	ОИТРИТ		
CLK/LE	OUTPUT		
L	Х	Q ₀	
1	L	Н	
1	Н	L	


B-PORT EDGE-RATE CONTROL (ERC)

INPUT ERC LOGIC LEVEL	OUTPUT B-PORT EDGE RATE
LOGIC LEVEL	
Н	Slow
L	Fast

[‡] P is the output of the A-to-B logic element (see functional block diagram).

SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

functional block diagram



Pin numbers shown are for the DGG and DGV packages.



SN74GTLP22033

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH

SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} and BIAS V_{CC}	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1): AO port	–0.5 V to 7 V
B port	
Current into any output in the low state, I _O : AO port	
B port	
Current into any A-port output in the high state, IO (see Note 2)	24 mA
Continuous current through each V _{CC} or GND	
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT	
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V	
\/	Termination voltage	GTL	1.14	1.2	1.26	V	
VTT	remination voltage	GTLP	1.35	1.5	1.65	V	
\/	Reference voltage	GTL	0.74	0.8	0.87	V	
VREF	Reference voltage	GTLP	0.87	1	1.1	V	
\/.	Input voltage	B port			V_{TT}	V	
VI	Input voltage	Except B port and V _{REF}		Vcc	5.5		
	High-level input voltage	B port	V _{REF} +0.05			· v	
VIH		Except B port	2				
\/	Law lavel input values	B port			V _{REF} -0.05	· v	
VIL	Low-level input voltage	Except B port			0.8		
lik	Input clamp current				-18	mA	
loн	High-level output current	AO			-12	mA	
1		AO			12	A	
IOL	Low-level output current	B port			100	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate					μs/V	
T _A	Operating free-air temperature		-40		85	°C	

- NOTES: 4. All unused control and B-port inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 - 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.
 - 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
 - 7. VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current drain.



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 3.15 V,$	I _I = -18 mA			-1.2	V
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			
Vон	AO	V _{CC} = 3.15 V	$I_{OH} = -6 \text{ mA}$	2.4			V
		VCC = 3.13 V	$I_{OH} = -12 \text{ mA}$	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	
	AO	V _{CC} = 3.15 V	$I_{OL} = 6 \text{ mA}$			0.55	
VOL		VCC = 3.13 V	$I_{OL} = 12 \text{ mA}$			0.8	V
VOL			$I_{OL} = 10 \text{ mA}$			0.2	V
	B port	V _{CC} = 3.15 V	$I_{OL} = 64 \text{ mA}$	0.4			
			$I_{OL} = 100 \text{ mA}$			0.55	
ı _l ‡	Al and control inputs	V _{CC} = 3.45 V,	V _I = 0 or 5.5 V			±10	μΑ
. +	AO	V _{CC} = 3.45 V,	$V_0 = 0 \text{ to } 5.5 \text{ V}$			±10	^
loz‡	B port	V_{CC} = 3.45 V, V_{REF} within 0.6 V of V_{TT} ,	$V_0 = 0 \text{ to } 2.3 \text{ V}$			±10	μΑ
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			40	
ICC	AO or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low			40	mA
		V_I (B port) = V_{TT} or GND	Outputs disabled			40	
ΔI _{CC} §		V_{CC} = 3.45 V, One AI or control input at V_{CC} Other AI or control inputs at V_{CC} or GND	C - 0.6 V,			1.5	mA
C.	Al	V: - 3 15 V or 0		3.5	4.5	nE	
Ci	Control inputs	V _I = 3.15 V or 0			3.5	5.5	pF
Co	AO	$V_0 = 3.15 \text{ V or } 0$			5	6	pF
C _{io}	B port	V _O = 1.5 V or 0			8.5	10	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS						
l _{off}	$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 5.5 V			10	μΑ		
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OEBA = VCC		±30	μΑ		
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OEBA = VCC		±30	μΑ		

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITION	S	MIN	MAX	UNIT		
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ		
lozpu	$V_{CC} = 0$ to 1.5 V, BIAS V		±30	μΑ				
lozpd	$V_{CC} = 1.5 \text{ V to 0, BIAS }$	$V_{CC} = 1.5 \text{ V to } 0$, BIAS $V_{CC} = 0$, $V_{O} = 0.5 \text{ V to } 1.5 \text{ V}$, $\overline{OEAB} = 0$ and $OEAB = V_{CC}$						
Icc	V _{CC} = 0 to 3.15 V	BIAS V _{CC} = 3.15 V to 3.45 V,	Va (P. port) - 0 to 1.5 V		5	mA		
(BIAS V _{CC})	V _{CC} = 3.15 V to 3.45 V	BIAS VCC = 3.15 V to 3.45 V,	VO (в роп) = 0 to 1.5 V		10	μΑ		
VO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	IO = 0	0.95	1.05	V		
lo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$,	V_O (B port) = 0.6 V	-1		μΑ		



[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (unless otherwise noted)

			MIN	MAX	UNIT
f _{clock}	Clock frequency			175	MHz
t _W	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	2.8		ns
		Al before CLKAB↑	1.1		
t _{su}		Al before CLKBA↑	1.4		
	Catura tima	B before CLKBA↑	1		
	Setup time	Al before LEAB↓	1.6		ns
		Al before LEBA↓	2.1		
		B before LEBA↓	2.2		
		Al after CLKAB↑	0.3		
		Al after CLKBA↑	0.2		
4.	الملط فنحم	B after CLKBA↑	0.6		
^t h	Hold time	Al after LEAB↓	0.3		ns
		Al after LEBA↓	0		
		B after LEBA↓	0		



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	MIN	TYP‡ MAX	UNIT
f _{max}				175		MHz
^t PLH	Al		01	3	7.4	
tPHL	(buffer)	В	Slow	3	7.1	ns
^t PLH	Al		E	2	5.9	ns
tPHL	(buffer)	В	Fast	2	5.8	115
^t PLH	В	AO	_	1	6.1	ns
^t PHL	(buffer)	AO	_	1	5.4	115
^t PLH	LEAB	В	Closs	4.2	8.6	ns
^t PHL	(latch mode)	Б	Slow	3.2	7.7	115
^t PLH	LEAB	В	Fast	3.2	7.6	ns
^t PHL	(latch mode)	Б	Fasi	2.8	6.7	113
^t PLH	LEAB	1		2	7.3	ns
^t PHL	AO		1.8	6.6	115	
^t PLH	H LEBA		_	1	6	ne
^t PHL	(latch mode)	AO	_	1	5.2	ns
^t PLH	OFAR		Oleman	3.8	7.5	20
^t PHL	OEAB	В	Slow	3.1	7	ns
^t PLH	OEAB		F	2.5	6	ns
^t PHL	OEAB	В	Fast	2.5	6	115
^t PLH	 OEAB	В	Class	3.5	7.5	ns
^t PHL	OEAB	В	Slow	3	7.2	115
^t PLH	 OEAB		Foot	2.5	6	ns
^t PHL	OEAB	В	Fast	2.5	6	115
^t PZH	OEBA	AO	_	1	5.3	ns
^t PZL	OLBA	AO	_	1	4.2	115
^t PHZ	OEBA	AO	_	1	5.5	ns
^t PLZ	OLDA	AO	_	1	5.2	115
^t PLH	CLKAB	В	Slow	4.4	8.8	ns
^t PHL	(flip-flop mode)	Ь	Slow	3.6	8.1	113
^t PLH	CLKAB	В	Fast	3.2	7.2	ns
^t PHL	(flip-flop mode)	Ь	газі	3.1	6.9	113
^t PLH	CLKAB	AO	_	2	7.5	ns
^t PHL	(flip-flop mode)	AO	_	1.8	7	113
^t PLH	CLKBA	AO	_	1	6	ns
^t PHL	(flip-flop mode)	7.0		1	5.6	110
^t PLH	OMODE	В	Slow	3.8	8.7	ns
^t PHL	OWODE	D	Slow	3.2	8.2	113
^t PLH	OMODE	В	Fast	2.7	7.2	ns
^t PHL	JJDE	ь	i-asi	2.7	7.2	
^t PLH	IMODE	AO	_	1	6	ns
^t PHL		7.0		1	5.1	

[†] Slow (ERC = H) and Fast (ERC = L)

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	MIN	түр‡	MAX	UNIT	
^t PLH	LOOPBACK	AO		2.5		6.8		
^t PHL	LOOPBACK	AO	_	2		5.4	ns	
^t PLH	Al	AO		1		6	nc	
t _{PHL}	(loopback high)	AO	_	1		5.5	ns	
	Rise time, B-port outputs (20	Slow	2.8					
t _r	Rise time, B-port outputs (20	Fast	1.5			ns		
	Rise time, AO (10% to 90%)			5.5				
	Fall time B next cutsute (200	Slow	3					
t _f	Fall time, B-port outputs (80%)	Fast	1.8 4.5			ns		
	Fall time, AO (90% to 10%)							

[†] Slow (ERC = H) and Fast (ERC = L)

skew characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)§

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	MIN TYP‡	MAX	UNIT	
t _{sk(LH)} ¶	ΔΙ	AI B Slow		0.5	1	ns	
t _{sk(HL)} ¶	Al	В	Slow	0.5	1	113	
t _{sk(LH)} ¶	Al	В	Fast	0.4	0.9	ns	
t _{sk(HL)} ¶	Al	Б	i ast	0.4	0.9	113	
t _{sk(LH)} ¶	CLKAB/LEAB	В	Slow	0.5	1	ns	
t _{sk(HL)} ¶	OLIVAD/LLAD	Б	Slow	0.5	1	113	
t _{sk(LH)} ¶	CLKAB/LEAB	В	Fast	0.4	0.9	ns	
t _{sk(HL)} ¶	OLIVAD/LLAD	Б	i ast	0.4	0.9	115	
	Al	В	Slow	1.4	2		
+ ¶	, u		Fast	0.6 1.4		ns	
$t_{sk(t)}^{\P}$	CLKAB/LEAB	В	Slow	1.8	2.5	115	
	OLIVAD/LLAD		Fast	0.9	1.8		

[†] Slow (ERC = L) and Fast (ERC = H)




[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

 $¹ t_{sk(LH)}/t_{sk(HL)}$ and $1 t_{sk(t)}$ — Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case $1 t_{cc}$ and temperature and apply to any outputs switching in the same direction either high to low $1 t_{sk(HL)}$ or low to high $1 t_{sk(LH)}$ or in opposite directions, both low to high and high to low $1 t_{sk(t)}$.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_{Ω} = 50 Ω , t_{f} \approx 2 ns, t_{f} \approx 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCES354C - JUNE 2001 - REVISED SEPTEMBER 2001

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application is probably a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be closely approximated to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer to better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane




Figure 3. High-Drive RLC Network

SN74GTLP22033 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LYTTL PORT AND FEEDBACK PATH SCES354C – JUNE 2001 – REVISED SEPTEMBER 2001

switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	түр‡	UNIT
t _{PLH}	Al		Q1	4.7	
t _{PHL}	(buffer)	В	Slow	5	ns
^t PLH	Al	В	Foot	3.7	nc
t _{PHL}	(buffer)	В	Fast	4	ns
^t PLH	LEAB	В	Class	5.5	ns
t _{PHL}	(latch mode)	Б	Slow	5.8	115
^t PLH	LEAB	В	Foot	4.6	ns
t _{PHL}	(latch mode)	Б	Fast	4.8	115
^t PLH	CLKAB	В	Slow	5.8	ns
t _{PHL}	(flip-flop mode)	Б	210W	6	115
^t PLH	CLKAB	В	Fast	4.9	ns
t _{PHL}	(flip-flop mode)	Б	Fasi	4.9	115
^t PLH	OMODE	В	Slow	5.5	ns
^t PHL	OMODE	Ь	Slow	5.7	113
^t PLH	OMODE	В	Foot	4.5	ns
t _{PHL}	OMODE	Б	Fast	4.7	113
t _r	Rise time, B-port outputs (20%	/ ₆ to 80%)	Slow	1.8	ns
۳	rase time, 5 port outputs (20)		Fast	1.1	113
t _f	Fall time, B-port outputs (80%	to 20%)	Slow		ns
Ч	Tall allie, D port outputs (00%)	7 (0 20 70)	Fast	2.6	113

[†] Slow (ERC = H) and Fast (ERC = L)

 $[\]ddagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74GTLP22033DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLP22033
SN74GTLP22033DGGR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLP22033

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTLP22033DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLP22033DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated