

## SN74GTL2003 8 ビット、双方向、低電圧トランスレータ

### 1 特長

- 方向ピンを必要としない双方向の電圧変換
- 0.95V から 5V までの電圧レベル変換が可能
- GTL、GTL+、LVTTTL/TTL、5V CMOS レベルと直接接続可能
- 20pF 以下の容量性負荷で 50MHz の昇圧または降圧変換をサポート
- 入力ピンと出力ピンとの低いオン状態抵抗 (Sn/Dn)
- 活線挿抜をサポート
- 電源不要 – ラッチアップなし
- 5V 許容の入力
- 小さいスタンバイ電流
- フロースルー・ピン配置によりプリント基板の配線を簡素化

### 2 アプリケーション

- 任意の電圧 (0.95V~5V) から任意の電圧 (0.95V~5V) への電圧レベル変換を必要とする、双方向または単方向のアプリケーション
- 低電圧プロセッサの I<sup>2</sup>C ポートを 3.3V または 5V の I<sup>2</sup>C バス信号レベルに変換
- GTL/GTL+ を LVTTTL/TTL 信号レベルに変換
- HPC サーバー
- 透析装置
- サービス・ルーター
- サーバー

### 3 概要


SN74GTL2003 デバイスには、共通のゲート ( $G_{REF}$ ) とリファレンス・トランジスタ ( $S_{REF}$  および  $D_{REF}$ ) を持つ 8 個の NMOS パス・トランジスタ ( $S_n$  および  $D_n$ ) が搭載されています。スイッチの ON 状態の抵抗が低いため、最小の伝播遅延で接続が可能です。方向制御ピンが不要なため、任意の電圧 (0.95V~5V) を任意の電圧 (0.95V~5V) に双方向で変換できます。

SN74GTL2003 のすべてのトランジスタは電気的特性が同じで、電圧または伝搬遅延に関して出力間の偏差は最小限です。これにより、トランジスタの製造が対称ではないディスクリート・トランジスタの電圧変換ソリューションと比較して、優れたマッチングを実現できます。すべてのトランジスタが同一なので、リファレンス・トランジスタ ( $S_{REF}/D_{REF}$ ) は他の 8 つのマッチング対象  $S_n/D_n$  トランジスタのどれにでも配置でき、基板レイアウトが簡単になります。ESD 回路を内蔵したトランスレータ・トランジスタは、ESD 保護に優れています。

#### パッケージ情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
SN74GTL2003	PW (TSSOP, 20)	6.50mm × 4.40mm
	RKS (VQFN, 20)	4.50mm × 2.50mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



SA00647

クランプの概略回路図



## Table of Contents

1 特長.....	1	8.3 Feature Description.....	8
2 アプリケーション.....	1	8.4 Device Functional Modes.....	9
3 概要.....	1	<b>9 Application and Implementation.....</b>	<b>10</b>
4 Revision History.....	2	9.1 Application Information.....	10
5 Pin Configuration and Functions.....	3	9.2 Typical Applications.....	10
6 Specifications.....	4	<b>10 Power Supply Recommendations.....</b>	<b>15</b>
6.1 Absolute Maximum Ratings.....	4	<b>11 Layout.....</b>	<b>16</b>
6.2 ESD Ratings.....	4	11.1 Layout Guidelines.....	16
6.3 Recommended Operating Conditions.....	4	11.2 Layout Example.....	16
6.4 Thermal Information.....	4	<b>12 Device and Documentation Support.....</b>	<b>17</b>
6.5 Electrical Characteristics.....	5	12.1 Receiving Notification of Documentation Updates..	17
6.6 Switching Characteristics.....	5	12.2 Receiving Notification of Documentation Updates..	17
6.7 Switching Characteristics.....	5	12.3 サポート・リソース.....	17
6.8 Typical Characteristics.....	6	12.4 Trademarks.....	17
7 Parameter Measurement Information.....	7	12.5 Electrostatic Discharge Caution.....	17
8 Detailed Description.....	8	12.6 Glossary.....	17
8.1 Overview.....	8	<b>13 Mechanical, Packaging, and Orderable</b>	
8.2 Functional Block Diagram.....	8	<b>Information.....</b>	<b>17</b>

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (September 2016) to Revision D (September 2022)	Page
• 文書全体の表、図、相互参照の採番方法を更新.....	1
• Updated definition of the switching characteristics table.....	5

---

Changes from Revision B (June 2015) to Revision C (September 2016)	Page
• 「特長」を更新.....	1
• Updated pinout images to new format.....	3
• Added <i>Receiving Notification of Documentation Updates</i> section.....	17

---

Changes from Revision A (March 2013) to Revision B (June 2015)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1

## 5 Pin Configuration and Functions




图 5-1. RKS Package, 20-Pin VQFN (Top View)




图 5-2. PW Package, 20-Pin TSSOP (Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
D1	18	I/O	GTL drain port
D2	17	I/O	GTL drain port
D3	16	I/O	GTL drain port
D4	15	I/O	GTL drain port
D5	14	I/O	GTL drain port
D6	13	I/O	GTL drain port
D7	12	I/O	GTL drain port
D8	11	I/O	GTL drain port
D <sub>REF</sub>	19	—	Drain of reference transistor, tie directly to G <sub>REF</sub> and pull up to reference voltage through a 200-kΩ resistor
GND	1	—	Ground
G <sub>REF</sub>	20	—	Gate of reference transistor, tie directly to D <sub>REF</sub> and pull up to reference voltage through a 200-kΩ resistor
S1	3	I/O	LVTTL/TTL source port
S2	4	I/O	LVTTL/TTL source port
S3	5	I/O	LVTTL/TTL source port
S4	6	I/O	LVTTL/TTL source port
S5	7	I/O	LVTTL/TTL source port
S6	8	I/O	LVTTL/TTL source port
S7	9	I/O	LVTTL/TTL source port
S8	10	I/O	LVTTL/TTL source port
S <sub>REF</sub>	2	—	Source of reference transistor

(1) I = input, O = output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>SREF</sub>	DC source reference voltage	-0.5	7	V
V <sub>DREF</sub>	DC drain reference voltage	-0.5	7	V
V <sub>GREF</sub>	DC gate reference voltage	-0.5	7	V
V <sub>Sn</sub>	DC voltage port Sn	-0.5	7	V
V <sub>Dn</sub>	DC voltage port Dn	-0.5	7	V
I <sub>REFK</sub>	DC diode current on reference pins	V <sub>I</sub> < 0 V	-50	mA
I <sub>SK</sub>	DC diode current port Sn	V <sub>I</sub> < 0V	-50	mA
I <sub>DK</sub>	DC diode current port Dn	V <sub>I</sub> < 0 V	-50	mA
I <sub>MAX</sub>	DC clamp current per channel	Channel is ON state	±128	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage (Sn, Dn)	0	5.5	V
V <sub>SREF</sub>	DC source reference voltage <sup>(1)</sup>	0	5.5	V
V <sub>DREF</sub>	DC drain reference voltage	0	5.5	V
V <sub>GREF</sub>	DC gate reference voltage	0	5.5	V
I <sub>PASS</sub>	Pass transistor current		64	mA
T <sub>A</sub>	Operating ambient temperature (in free air)	-40	85	°C

- (1) V<sub>SREF</sub> = V<sub>DREF</sub> - 1.5 V for best results in level-shifting applications.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	SN74GTL2003		UNIT	
	PW (TSSOP)	RKS (VQFN)		
	20 PINS	20 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	83	81	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	32	36	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(1)</sup>		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
$V_{OL}$	Low-level output voltage	$V_{DD} = 3 \text{ V}$ , $V_{SREF} = 1.365 \text{ V}$ , $V_{Sn}$ or $V_{Dn} = 0.175 \text{ V}$ , $I_{clamp} = 15.2 \text{ mA}$			260	350	mV	
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$	$V_{GREF} = 0 \text{ V}$			-1.2	V	
$I_{IH}$	Gate input leakage	$V_I = 5 \text{ V}$	$V_{GREF} = 0 \text{ V}$			5	$\mu\text{A}$	
$C_{I(GREF)}$	Gate capacitance	$V_I = 3 \text{ V}$ or $0 \text{ V}$			56		pF	
$C_{IO(OFF)}$	OFF capacitance	$V_O = 3 \text{ V}$ or $0 \text{ V}$	$V_{GREF} = 0 \text{ V}$		7.4		pF	
$C_{IO(ON)}$	ON capacitance	$V_O = 3 \text{ V}$ or $0 \text{ V}$	$V_{GREF} = 3 \text{ V}$		18.6		pF	
$r_{on}$ <sup>(2)</sup>	ON-state resistance	$V_I = 0 \text{ V}$	$V_{GREF} = 4.5 \text{ V}$	$I_O = 64 \text{ mA}$		3.5	5	$\Omega$
			$V_{GREF} = 3 \text{ V}$			4.4	7	
			$V_{GREF} = 2.3 \text{ V}$			5.5	9	
			$V_{GREF} = 1.5 \text{ V}$			67	105	
			$V_{GREF} = 1.5 \text{ V}$ , $I_O = 30 \text{ mA}$			9	15	
		$V_I = 2.4 \text{ V}$	$V_{GREF} = 4.5 \text{ V}$	$I_O = 15 \text{ mA}$		7	10	
			$V_{GREF} = 3 \text{ V}$			58	80	
			$V_{GREF} = 2.3 \text{ V}$			50	70	

(1) All typical values are measured at  $T_A = 25^\circ\text{C}$ .

(2) Measured by the voltage drop between the Sn and the Dn terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two (Sn or Dn) terminals.

## 6.6 Switching Characteristics

$V_{REF} = 1.365 \text{ V}$  to  $1.635 \text{ V}$ ,  $V_{DD1} = 3 \text{ V}$  to  $3.6 \text{ V}$ ,  $V_{DD2} = 2.36 \text{ V}$  to  $2.64 \text{ V}$ ,  $GND = 0 \text{ V}$ ,  $t_r = t_f \leq 3 \text{ ns}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$   
(see [9-1](#))<sup>(1)</sup>

PARAMETER		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$t_{PLH}$ <sup>(3)</sup>	Propagation delay (Sn to Dn, Dn to Sn)	0.5	1.5	5.5	ns

(1)  $C_{ON(max)}$  of 30 pF and a  $C_{OFF(max)}$  of 15 pF is specified by design.

(2) All typical values are measured at  $V_{DD1} = 3.3 \text{ V}$ ,  $V_{DD2} = 2.5 \text{ V}$ ,  $V_{REF} = 1.5 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

(3) Propagation delay specified by characterization.


## 6.7 Switching Characteristics

$V_{GREF} = 5 \text{ V} \pm 0.5 \text{ V}$ ,  $GND = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$   
(see [9-1](#))

PARAMETER		MIN	TYP	MAX	UNIT
$t_{PD}$	Propagation delay <sup>(1)</sup>			250	ps

(1) This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical ON-state resistance of the switch and a load capacitance of 50 pF, when driven by a voltage source with zero output impedance.

## 6.8 Typical Characteristics



**6-1. ON-Resistance vs G<sub>REF</sub> Typical Curves**

## 7 Parameter Measurement Information

$C_L$  = Load Capacitance, includes jig and probe capacitance (see [セクション 6.5](#) for value)




図 7-1. Input (Sn) to Output (Dn) Propagation Delays




図 7-2. Load Circuit




図 7-3. Input (Sn) to Output (Dn) Propagation Delays




図 7-4. Load Circuit

表 7-1. Test Conditions

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$T_{PHZ}/T_{PZH}$	Open


## 8 Detailed Description

### 8.1 Overview

The SN74GTL2003 device provides eight NMOS pass transistors ( $S_n$  and  $D_n$ ) with a common gate ( $G_{REF}$ ) and a reference transistor ( $S_{REF}$  and  $D_{REF}$ ). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations from any voltage (0.95 V to 5 V) to any voltage (0.95 V to 5 V).

When the  $S_n$  or  $D_n$  port is LOW, the clamp is in the ON state and a low-resistance connection exists between the  $S_n$  and  $D_n$  ports. Assuming the higher voltage is on the  $D_n$  port, when the  $D_n$  port is HIGH, the voltage on the  $S_n$  port is limited to the voltage set by the reference transistor ( $S_{REF}$ ). When the  $S_n$  port is HIGH, the  $D_n$  port is pulled to VCC by the pullup resistors.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Provides Bidirectional Voltage Translation With No Direction Control Required

Because the circuit acts essentially as a pass transistor, no direction pin is needed, as data is allowed to flow both ways.

#### 8.3.2 Flow Through Pinout

Allocated pins for input and output A on right side and input and output B on left side. Reduces the need for multi-layer board layout or long traces through the system.

## 8.4 Device Functional Modes

**表 8-1. High to Low Translation  
(Assuming Dn is at the Higher Voltage Level)**

$G_{REF}^{(1)}$	$D_{REF}$	$S_{REF}$	INPUTS D8–D1	OUTPUT S8– S1	TRANSISTOR
H	H	0 V	X	X	Off
H		$V_{TT}^{(2)}$	H	$V_{TT}^{(3)}$	On
H		$V_{TT}$	L	$L^{(4)}$	On
L	L	$0 - V_{TT}$	X	X	Off

- (1)  $G_{REF}$  should be at least 1.5 V higher than  $S_{REF}$  for best translator operation.
- (2)  $V_{TT}$  is equal to the  $S_{REF}$  voltage.
- (3) Sn is not pulled up or pulled down.
- (4) Sn follows the Dn input LOW.

**表 8-2. Low to High Translation  
(Assuming Dn is at the Higher Voltage Level)**

$G_{REF}^{(1)}$	$D_{REF}$	$S_{REF}$	INPUTS D8–D1	OUTPUT S8– S1	TRANSISTOR
H	H	0 V	X	X	Off
H	H	$V_{TT}^{(2)}$	$V_{TT}$	$H^{(3)}$	Nearly Off
H	H	$V_{TT}$	L	$L^{(4)}$	On
L	L	$0 - V_{TT}$	X	X	Off

- (1)  $G_{REF}$  should be at least 1.5 V higher than  $S_{REF}$  for best translator operation.
- (2)  $V_{TT}$  is equal to the  $S_{REF}$  voltage.
- (3) Dn is pulled up to VCC through an external resistor.
- (4) Dn follows the Sn input LOW.

## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


### 9.1 Application Information

SN74GTL2003 is a GTL/GTL+ to LVTTTL/TTL bidirectional voltage level translator. This device can be used in both unidirectional applications and bidirectional. Please find the reference schematics and recommended values for passive components in [セクション 9.2](#).

### 9.2 Typical Applications

#### 9.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to HIGH-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). TI recommends a filter capacitor on  $D_{REF}$ . The processor output can be totem pole or open drain (pullup resistors) and the chipset output can be totem pole or open drain (pullup resistors are required to pull the Dn outputs to  $V_{CC}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-statable, and the outputs must be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V  $V_{CC}$  supply and  $S_{REF}$  is set from 1 V to  $V_{CC}$  1.5 V, the output of each Sn has a maximum output voltage equal to  $S_{REF}$ , and the output of each Dn has a maximum output voltage equal to  $V_{CC}$ .



**図 9-1. Bidirectional Translation to Multiple Higher Voltage Levels (Such as an I<sup>2</sup>C or SMBus Applications)**

### 9.2.1.1 Design Requirements

- SN74GTL2003 requires industry standard GTL and LVTTTL/TTL voltage levels.
- Place pullup resistors of  $\approx 200\text{ k}\Omega$  in all inputs/outputs to the GTL/TTL voltage levels.
- Place 0.1- $\mu\text{F}$  bypass capacitors close to the power supply pins to reduce errors coupling in from noisy or high-impedance power supplies.
- Comply to the parameters in [セクション 6.3](#).

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Sizing Pullup Resistors

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$\text{Resistor value}(\Omega) = \frac{\text{Pullup voltage}(V) - 0.35\text{ V}}{0.015\text{ A}} \quad (1)$$

表 9-1 provides resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the SN74GTL2003.

**表 9-1. Pullup Resistor Values**<sup>(1) (2) (3) (4)</sup>

PULLUP RESISTOR VALUE ( $\Omega$ )						
VOLTAGE	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
5.0 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

- (1) H = HIGH voltage level, L = LOW voltage level, X = do not care.  
 (2) Calculated for  $V_{OL} = 0.35\text{ V}$   
 (3) Assumes output driver  $V_{OL} = 0.175\text{ V}$  at stated current  
 (4) +10% to compensate for  $V_{DD}$  range and resistor tolerance

### 9.2.1.3 Application Curve




Figure 9-2. Signal Voltage vs Time (ps) (Simulated Design Results)

### 9.2.2 Unidirectional Down Translation

For unidirectional clamping (higher voltage to lower voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to the higher-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). TI recommends a filter capacitor on  $D_{REF}$ . Pullup resistors are required if the chipset I/Os are open drain. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V  $V_{CC}$  supply and  $S_{REF}$  is set from 1 V to  $V_{CC} - 1.5$  V, the output of each  $S_n$  has a maximum output voltage equal to  $S_{REF}$ .




Figure 9-3. Unidirectional Down Translation to Protect Low-Voltage Processor Pins

#### 9.2.2.1 Design Requirements

- SN74GTL2003 requires industry standard GTL and LVTTTL/TTL voltage levels.
- Place pullup resistors of  $\approx 200$  k $\Omega$  in all inputs/outputs to the GTL/TTL voltage levels.
- Place 0.1- $\mu$ F bypass capacitors close to the power supply pins to reduce errors coupling in from noisy or high-impedance power supplies.
- Comply to the parameters in [セクション 6.3](#).

### 9.2.2.2 Detailed Design Procedure

#### 9.2.2.2.1 Sizing Pullup Resistors

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$\text{Resistor value } (\Omega) = \frac{\text{Pullup voltage (V)} - 0.35 \text{ V}}{0.015 \text{ A}} \quad (2)$$

表 9-2 provides resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the SN74GTL2003.

**表 9-2. Pullup Resistor Values**<sup>(1) (2) (3) (4)</sup>

PULLUP RESISTOR VALUE (Ω)						
VOLTAGE	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
5.0 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

- (1) H = HIGH voltage level, L = LOW voltage level, X = do not care.
- (2) Calculated for  $V_{OL} = 0.35 \text{ V}$
- (3) Assumes output driver  $V_{OL} = 0.175 \text{ V}$  at stated current
- (4) +10% to compensate for  $V_{DD}$  range and resistor tolerance

### 9.2.3 Unidirectional Up Translation

For unidirectional up translation (lower voltage to higher voltage), the reference transistor is connected the same as for a down translation. A pullup resistor is required on the higher voltage side (Dn or Sn) to get the full HIGH level, because the GTL device only passes the reference source ( $S_{REF}$ ) voltage as a HIGH when doing an up translation. The driver on the lower voltage side only needs pullup resistors if it is open drain.




図 9-4. Unidirectional Up Translation to Higher-Voltage Chipsets

### 9.2.3.1 Design Requirements

- SN74GTL2003 requires industry standard GTL and LVTTTL/TTL voltage levels.
- Place pullup resistors of  $\approx 200\text{ k}\Omega$  in all inputs/outputs to the GTL/TTL voltage levels.
- Place  $0.1\text{-}\mu\text{F}$  bypass capacitors close to the power supply pins to reduce errors coupling in from noisy or high-impedance power supplies.
- Comply to the parameters in [セクション 6.3](#)

### 9.2.3.2 Detailed Design Procedure

#### 9.2.3.2.1 Sizing Pullup Resistors

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$\text{Resistor value}(\Omega) = \frac{\text{Pullup voltage (V)} - 0.35\text{ V}}{0.015\text{ A}} \quad (3)$$

表 9-3 provides resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the SN74GTL2003.

表 9-3. Pullup Resistor Value<sup>(1) (2) (3) (4)</sup>

PULLUP RESISTOR VALUE ( $\Omega$ )						
VOLTAGE	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
5.0 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788

**表 9-3. Pullup Resistor Value<sup>(1) (2) (3) (4)</sup> (continued)**

PULLUP RESISTOR VALUE ( $\Omega$ )						
VOLTAGE	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

- (1) H = HIGH voltage level, L = LOW voltage level, X = do not care.
- (2) Calculated for  $V_{OL} = 0.35\text{ V}$
- (3) Assumes output driver  $V_{OL} = 0.175\text{ V}$  at stated current
- (4) +10% to compensate for  $V_{DD}$  range and resistor tolerance

## 10 Power Supply Recommendations

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power supply pins to reduce errors coupling in from noisy or high-impedance power supplies.


## 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 11.2 Layout Example



☒ 11-1. Layout Example for GTL Trace

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74GTL2003PW</a>	Active	Production	TSSOP (PW)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
SN74GTL2003PW.A	Active	Production	TSSOP (PW)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
<a href="#">SN74GTL2003PWR</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
SN74GTL2003PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
SN74GTL2003PWR.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
<a href="#">SN74GTL2003RKSR</a>	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	GK2003
SN74GTL2003RKSR.A	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
SN74GTL2003RKSRG4	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003
SN74GTL2003RKSRG4.A	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL2003PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74GTL2003RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
SN74GTL2003RKSRG4	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL2003PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74GTL2003RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0
SN74GTL2003RKSRG4	VQFN	RKS	20	3000	210.0	185.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74GTL2003PW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74GTL2003PW.A	PW	TSSOP	20	70	530	10.2	3600	3.5


# PW0020A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220206/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**RKS 20**

**VQFN - 1 mm max height**


2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226872/A



4222490/B 02/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4222490/B 02/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 83% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:25X

4222490/B 02/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated