


FEATURES

- Member of the Texas Instruments Widebus™ Family
- UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- GTL Buffered CLKAB Signal (CLKOUT)
- Translates Between GTL/GTL+ Signal Levels and LVTTTL Logic Levels
- Supports Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- Equivalent to '16601 Function
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A)



DESCRIPTION/ORDERING INFORMATION

The SN74GTL16616 is a 17-bit UBT™ transceiver that provides LVTTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTTL signal-level translation. Combined D-type flip-flops and D-type latches allow for transparent, latched, clocked, and clocked-enabled modes of data transfer identical to the '16601 function. Additionally, this device provides for a copy of CLKAB at GTL/GTL+ signal levels (CLKOUT) and conversion of a GTL/GTL+ clock to LVTTTL logic levels (CLKIN). This device provides an interface between cards operating at LVTTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DL	Tube	SN74GTL16616DL	GTL16616
		Tape and reel	SN74GTL16616DLR	GTL16616
	TSSOP – DGG	Tape and reel	SN74GTL16616DGGR	GTL16616

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT, OEC are trademarks of Texas Instruments.

SN74GTL16616

17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS

SCBS481H–JUNE 1994–REVISED APRIL 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The user has the flexibility of using this device at either GTL ($V_{TT} = 1.2\text{ V}$ and $V_{REF} = 0.8\text{ V}$) or the preferred higher noise margin GTL+ ($V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port. V_{CC} (5 V) supplies the internal and GTL circuitry, while V_{CC} (3.3 V) supplies the LVTTL output buffers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. The clock can be controlled by the clock-enable (\overline{CEAB} and \overline{CEBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CEAB} is low and \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of \overline{CLKAB} if \overline{CEAB} also is low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and \overline{CEBA} .

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE⁽¹⁾


INPUTS					OUTPUT B	MODE
\overline{CEAB}	\overline{OEAB}	\overline{LEAB}	\overline{CLKAB}	A		
X	H	X	X	X	Z	Isolation
L	L	L	H	X	$B_0^{(2)}$	Latched storage of A data
L	L	L	L	X	$B_0^{(3)}$	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	$B_0^{(3)}$	Clock inhibit

(1) A-to-B data flow is shown. B-to-A data flow is similar, but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and \overline{CEBA} . The condition when \overline{OEAB} and \overline{OEBA} are both low at the same time is not recommended.

(2) Output level before the indicated steady-state input conditions were established, provided that \overline{CLKAB} was high before \overline{LEAB} went low

(3) Output level before the indicated steady-state input conditions were established

LOGIC DIAGRAM (POSITIVE LOGIC)



SN74GTL16616

17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER

WITH BUFFERED CLOCK OUTPUTS

SCBS481H–JUNE 1994–REVISED APRIL 2005



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	3.3 V	–0.5	4.6	V
		5 V	–0.5	7	
V_I	Input voltage range ⁽²⁾	A-port and control inputs	–0.5	7	V
		B port and V_{REF}	–0.5	4.6	
V_O	Voltage range applied to any output in the high or power-off state ⁽²⁾	A port	–0.5	7	V
		B port	–0.5	4.6	
I_O	Current into any output in the low state	A port		128	mA
		B port		80	
I_O	Current into any A-port output in the high state ⁽³⁾			64	mA
	Continuous current through each V_{CC} or GND			±100	mA
I_{IK}	Input clamp current	$V_I < 0$		–50	mA
I_{OK}	Output clamp current	$V_O < 0$		–50	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGG package		64	°C/W
		DL package		56	
T_{stg}	Storage temperature range		–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This current flows only when the output is in the high state and $V_O > V_{CC}$.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT		
V _{CC}	Supply voltage	3.3 V	3.15	3.3	3.45	V		
		5 V	4.75	5	5.25			
V _{TT}	Termination voltage	GTL	1.14	1.2	1.26	V		
		GTL+	1.35	1.5	1.65			
V _{REF}	Reference voltage	GTL	0.74	0.8	0.87	V		
		GTL+	0.87	1	1.1			
V _I	Input voltage	B port	V _{TT}			V		
		Except B port	5.5					
V _{IH}	High-level input voltage	B port	V _{REF} + 50 mV			V		
		Except B port	2					
V _{IL}	Low-level input voltage	B port	V _{REF} – 50 mV			V		
		Except B port	0.8					
I _{IK}	Input clamp current					–18	mA	
I _{OH}	High-level output current	A port					–32	mA
I _{OL}	Low-level output current	A port					64	mA
		B port					40	
T _A	Operating free-air temperature					–40	85	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
- (2) Normal connection sequence is GND first, $V_{CC} = 5 \text{ V}$ second, and $V_{CC} = 3.3 \text{ V}$, I/O, control inputs, V_{TT} and V_{REF} (any order) last.
- (3) V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- (4) V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT} .

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}		V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V, I _I = −18 mA					−1.2	V	
V _{OH}	A port	V _{CC} (3.3 V) = 3.15 V to 3.45 V, V _{CC} (5 V) = 4.75 V to 5.25 V, I _{OH} = −100 μA			V _{CC} − 0.2			V	
		V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V			2.4				
					2				
V _{OL}	A port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V			I _{OL} = 100 μA			0.2	V
					I _{OL} = 16 mA			0.4	
					I _{OL} = 32 mA			0.5	
					I _{OL} = 64 mA			0.55	
	B port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V, I _{OL} = 40 mA			0.4				
I _I	Control inputs	V _{CC} = 0 or 3.45 V, V _{CC} (5 V) = 0 or 5.25 V, V _I = 5.5 V			10			μA	
	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V			V _I = 5.5 V				20
					V _I = V _{CC} (3.3 V)				1
					V _I = 0				−30
	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V			V _I = V _{CC} (3.3 V)				5
V _I = 0					−5				
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V			100			μA	
I _{I(hold)}	A port	V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V			V _I = 0.8 V			75	μA
					V _I = 2 V			−75	
					V _I = 0 to V _{CC} (3.3 V) ⁽²⁾			±500	
I _{OZH}	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 3 V			1			μA	
	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 1.2 V			10				
I _{OZL}	A port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 0.5 V			−1			μA	
	B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, V _O = 0.4 V			−10				
I _{CC} (3.3 V)	A or B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, I _O = 0, V _I = V _{CC} (3.3 V) or GND			Outputs high			1	mA
					Outputs low			5	
					Outputs disabled			1	
I _{CC} (5 V)	A or B port	V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, I _O = 0, V _I = V _{CC} (3.3 V) or GND			Outputs high			120	mA
					Outputs low			120	
					Outputs disabled			120	
ΔI _{CC} ⁽³⁾		V _{CC} (3.3 V) = 3.45 V, V _{CC} (5 V) = 5.25 V, A-port or control inputs at V _{CC} (3.3 V) or GND, One input at 2.7 V			1			mA	
C _i	Control inputs	V _I = 3.15 V or 0			3.5			pF	
C _{io}	A port	V _O = 3.15 V or 0			12			pF	
	B port	Per IEEE Std 1194.1			5				

(1) All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, $T_A = 25^\circ\text{C}$.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN74GTL16616

17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER

WITH BUFFERED CLOCK OUTPUTS

SCBS481H–JUNE 1994–REVISED APRIL 2005



Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature,
 $V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$ for GTL (unless otherwise noted) (see Figure 1)

		MIN	MAX	UNIT
f_{clock}	Clock frequency		95	MHz
t_w	Pulse duration	LEAB or LEBA high	3.3	ns
		CLKAB or CLKBA high or low	5.5	
t_{su}	Setup time	A before CLKAB \uparrow	1.3	ns
		B before CLKBA \uparrow	2.5	
		A before LEAB \downarrow	0	
		B before LEBA \downarrow	1.1	
		$\overline{\text{CEAB}}$ before CLKAB \uparrow	2.2	
		$\overline{\text{CEBA}}$ before CLKBA \uparrow	2.7	
t_h	Hold time	A after CLKAB \uparrow	1.6	ns
		B after CLKBA \uparrow	0.4	
		A after LEAB \downarrow	4	
		B after LEBA \downarrow	3.5	
		$\overline{\text{CEAB}}$ after CLKAB \uparrow	1.1	
		$\overline{\text{CEBA}}$ after CLKBA \uparrow	0.9	

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature,
 $V_{TT} = 1.2\text{ V}$ and $V_{REF} = 0.8\text{ V}$ for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{max}			95			MHz
t _{PLH}	A	B	1.7	3	4.4	ns
t _{PHL}			1.4	2.8	4.5	
t _{PLH}	LEAB	B	2.3	3.8	5.4	ns
t _{PHL}			2.2	3.7	5.3	
t _{PLH}	CLKAB	B	2.4	4	5.7	ns
t _{PHL}			2.1	3.7	5.4	
t _{PLH}	CLKAB	CLKOUT	4.7	6.1	8.1	ns
t _{PHL}			5.7	7.9	11.3	
t _{PHL}	\overline{OEAB}	B or CLKOUT	2.1	3.6	5.1	ns
t _{PLH}			2.1	3.8	5.6	
t _r	Transition time, B outputs (0.5 V to 1 V)		1.2			ns
t _f	Transition time, B outputs (1 V to 0.5 V)		0.7			ns
t _{PLH}	B	A	1.7	4	6.7	ns
t _{PHL}			1.4	2.9	4.7	
t _{PLH}	LEBA	A	2.4	3.8	5.8	ns
t _{PHL}			2	3	4.6	
t _{PLH}	CLKBA	A	2.6	4	6	ns
t _{PHL}			2.2	3.4	4.9	
t _{PLH}	CLKOUT	CLKIN	7.4	10	14.4	ns
t _{PHL}			6.1	8.1	11.7	
t _{en}	\overline{OEBA}	A or CLKIN	2.8	5.3	7.8	ns
t _{dis}			2.7	4.3	6.4	

(1) All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, $T_A = 25^\circ\text{C}$.

SN74GTL16616

17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER

WITH BUFFERED CLOCK OUTPUTS

SCBS481H–JUNE 1994–REVISED APRIL 2005



Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature,
 $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTL+ (unless otherwise noted) (see Figure 1)

		MIN	MAX	UNIT
f_{clock}	Clock frequency		95	MHz
t_w	Pulse duration	LEAB or LEBA high	3.3	ns
		CLKAB or CLKBA high or low	5.5	
t_{su}	Setup time	A before CLKAB \uparrow	1.3	ns
		B before CLKBA \uparrow	2.3	
		A before LEAB \downarrow	0	
		B before LEBA \downarrow	1.3	
		$\overline{\text{CEAB}}$ before CLKAB \uparrow	2.2	
		$\overline{\text{CEBA}}$ before CLKBA \uparrow	2.7	
t_h	Hold time	A after CLKAB \uparrow	1.6	ns
		B after CLKBA \uparrow	0.6	
		A after LEAB \downarrow	4	
		B after LEBA \downarrow	3.5	
		$\overline{\text{CEAB}}$ after CLKAB \uparrow	1.1	
		$\overline{\text{CEBA}}$ after CLKBA \uparrow	0.9	

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature,
 $V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$ for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{max}			95			MHz
t _{PLH}	A	B	1.7	3	4.4	ns
t _{PHL}			1.4	2.9	4.6	
t _{PLH}	LEAB	B	2.3	3.8	5.4	ns
t _{PHL}			2.2	3.7	5.4	
t _{PLH}	CLKAB	B	2.4	4	5.7	ns
t _{PHL}			2.1	3.8	5.5	
t _{PLH}	CLKAB	CLKOUT	4.7	6.1	8.1	ns
t _{PHL}			5.7	8	11.4	
t _{PLH}	\overline{OEAB}	B or CLKOUT	2.1	3.6	5.1	ns
t _{PHL}			2.1	3.8	5.7	
t _r	Transition time, B outputs (0.5 V to 1 V)		1.4			ns
t _f	Transition time, B outputs (1 V to 0.5 V)		1			ns
t _{PLH}	B	A	1.6	3.9	6.6	ns
t _{PHL}			1.3	2.8	4.5	
t _{PLH}	LEBA	A	2.4	3.8	5.8	ns
t _{PHL}			2	3	4.6	
t _{PLH}	CLKBA	A	2.6	4	6	ns
t _{PHL}			2.2	3.4	4.9	
t _{PLH}	CLKOUT	CLKIN	7.3	9.9	14.3	ns
t _{PHL}			6	8	11.5	
t _{en}	\overline{OEBA}	A or CLKIN	2.8	5.3	7.8	ns
t _{dis}			2.7	4.3	6.4	

(1) All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, $T_A = 25^\circ\text{C}$.

SN74GTL16616


17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER

WITH BUFFERED CLOCK OUTPUTS

SCBS481H–JUNE 1994–REVISED APRIL 2005


PARAMETER MEASUREMENT INFORMATION

$V_{TT} = 1.2 \text{ V}$, $V_{REF} = 0.8 \text{ V}$ FOR GTL AND $V_{TT} = 1.5 \text{ V}$, $V_{REF} = 1 \text{ V}$ FOR GTL+




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION
($V_M = 1.5 \text{ V}$ for A port and V_{REF} for B port)[†]




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)[†]



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port and CLKIN)

[†] All control inputs are TTL levels.

NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.

C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74GTL16616DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16616
SN74GTL16616DLR.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16616

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16616DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16616DLR	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MO-118

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated