SN74CBTH16211 24-BIT FET BUS SWITCH WITH BUS HOLD

SCDS062C - JUNE 1998 - REVISED NOVEMBER 2001

- **5-** Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Bus Hold on Data Inputs/Outputs Eliminates the Need for External Pullup/Pulldown Resistors

description

The SN74CBTH16211 provides 24 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be used as two 12-bit bus switches or one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is on, and the A port is connected to the B port. When \overline{OE} is high, the switch is open, and a high-impedance state exists between the two ports.

Active bus-hold circuitry is provided to hold unused or floating A and B ports at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG, DGV, OR DL PACKAGE (TOP VIEW)							
NC [1A1 [1A2 [1A3 [1A4 [1A5 [GND [1A7]		1000 56] 1000 55] 2000 54] 181 53] 182 52] 183 51] 184 50] 185 49] GND 48] 186					
1A8 [1A9] 1A10 [1A11] 1A12]	10 11 12 13 14	47] 1B7 46] 1B8 45] 1B9 44] 1B10 43] 1B11					
2A1 [2A2 [V _{CC} [14 15 16 17	42] 1B12 41] 2B1 40] 2B2					
2A3 [GND [2A4 [2A5]	18 19 20 21	39 2B3 38 GND 37 2B4 36 2B5					
2A6 2A7 2A8 2A9 2A10 2A10	22 23 24 25 26 27 28	35 2B6 34 2B7 33 2B8 32 2B9 31 2B10 30 2B11 29 2B12					
2A12	28	29 2B12					

NC - No internal connection

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74CBTH16211DL	CBTH16211
–40°C to 85°C	330F - DL	Tape and reel	SN74CBTH16211DLR	CBIHI0211
-40 C 10 85 C	TSSOP – DGG	Tape and reel	SN74CBTH16211DGGR	CBTH16211
	TVSOP – DGV	Tape and reel	SN74CBTH16211DGVR	CYH211

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN74CBTH16211 24-BIT FET BUS SWITCH WITH BUS HOLD

SCDS062C - JUNE 1998 - REVISED NOVEMBER 2001



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBTH16211 24-BIT FET BUS SWITCH WITH BUS HOLD

SCDS062C - JUNE 1998 - REVISED NOVEMBER 2001

8

12

PARAMETER TEST CONDITIONS TYP[†] MAX UNIT MIN -1.2 VIK $V_{CC} = 4.5 V,$ $I_{I} = -18 \text{ mA}$ V VI = 5.5 V Control inputs $V_{CC} = 0 V,$ ±10 Ιı μΑ All inputs $V_I = 5.5 V \text{ or GND}$ ±10 $V_{CC} = 5.5 V_{,}$ VI = 0.8 V IBHL‡ V_{CC} = 4.5 V, 100 πА $V_I = 2 V$ IBHH§ $V_{CC} = 4.5 V_{,}$ -100 μA **IBHLO** V_{CC} = 5.5 V, $V_{I} = 0$ to 5.5 V 500 μΑ $V_{I} = 0$ to 5.5 V -500 V_{CC} = 5.5 V, μΑ $V_{CC} = 5.5 V_{,}$ $I_{O} = 0$, $V_I = V_{CC} \text{ or } GND$ 3 μΑ ICC ∆ICC Control inputs V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND 2.5 mΑ $V_{CC} = 4 V,$ 14 20 $V_{I} = 2.4 V_{,}$ $I_{I} = 15 \text{ mA}$ TYP at V_{CC} = 4 V $I_{I} = 64 \text{ mA}$ 5 7 ron[☆] Ω $V_I = 0$ V_{CC} = 4.5 V 7 $I_{I} = 30 \text{ mA}$ 5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡]The bus hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to VIL max.

lj = 15 mA

§ The bus hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

 $V_{I} = 2.4 V_{,}$

* Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, C₁ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V	V _{CC} = 5 V ± 0.5 V		UNIT
		(001101)	MIN MAX	MIN	MAX	
^t pd [□]	A or B	B or A	0.35		0.25	ns
ten	OE	A or B	9.9	1	9.6	ns
^t dis	OE	A or B	9.5	1	8.3	ns

¹ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS062C – JUNE 1998 – REVISED NOVEMBER 2001




PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns. t_r \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.







PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74CBTH16211DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTH16211
SN74CBTH16211DGGR.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTH16211

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTH16211DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2025



*All	dimensions	are	nominal
------	------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTH16211DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated