SCDS070C - JULY 1998 - REVISED OCTOBER 2000

 Member of Texas Instruments' Widebus™ Family 	,	V, OR DL P TOP VIEW)	
Standard '16245-Type Pinout			1 <u>0</u> E
 5-Ω Switch Connection Between Two Ports 	1B1		10E 1A1
TTL-Compatible Input Levels	1B2		1A2
 Latch-Up Performance Exceeds 100 mA Per 	GND		GND
JESD 78, Class II	1B3	5 44	1A3
ESD Protection Exceeds JESD 22	1B4 🛛		1A4
 2000-V Human-Body Model (A114-A) 	Vcc		V _{CC}
 – 200-V Machine Model (A115-A) 	1B5		1A5
 1000-V Charged-Device Model (C101) 	1B6		1A6
	GND		GND
description	1B7		1A7
The SN74CBT16245 device provides 16 bits of	1B8		1A8
high-speed TTL-compatible bus switching in a	2B1		2A1
standard '16245 device pinout. The low on-state	2B2		2A2
resistance of the switch allows connections to be	GND		GND
made with minimal propagation delay.	2B3		2A3
made with minimal propagation delay.	2B4		2A4
The device is organized as two 8-bit low-impedance	Vcc		V _{CC}
switches with separate output-enable (\overline{OE}) inputs.			2A5
When \overline{OE} is low, the switch is on, and data can	2B6 🛓		2A6
flow from the A port to the B port, or vice versa.	GND		GND
When \overline{OE} is high, the switch is open, and the	2B7	22 27	2A7

NC - No internal connection

26 2A8

25 20E

2B8 23

NC 24

ORDERING INFORMATION

ТА	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74CBT16245DL	CBT16245
40%C to 85%C	330F - DL	Tape and reel	SN74CBT16245DLR	GB110245
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CBT16245DGGR	CBT16245
	TVSOP – DGV	Tape and reel	SN74CBT16245DGVR	CY245

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

(each 8-bit bus switch)						
INPUT OE	FUNCTION					
L	A port = B port					
Н	Disconnect					



ports.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

high-impedance state exists between the two

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated

1

SN74CBT16245 16-BIT FET BUS SWITCH

SCDS070C - JULY 1998 - REVISED OCTOBER 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBT16245 16-BIT FET BUS SWITCH

SCDS070C - JULY 1998 - REVISED OCTOBER 2000

TEST CONDITIONS PARAMETER MIN TYP[†] MAX UNIT -1.2 VIK $V_{CC} = 4.5 V,$ $I_{I} = -18 \text{ mA}$ V VI = 5.5 V $V_{CC} = 0,$ 10 Ιį μΑ $V_{CC} = 5.5 V,$ $V_I = 5.5 V \text{ or } GND$ ±1 3 ICC V_{CC} = 5.5 V, $I_{O} = 0$, $V_I = V_{CC} \text{ or } GND$ μA Control inputs ∆lcc‡ $V_{CC} = 5.5 V_{,}$ One input at 3.4 V, Other inputs at V_{CC} or GND 2.5 mΑ Control inputs $V_{I} = 3 V \text{ or } 0$ 3.5 pF Ci $\overline{OE} = V_{CC}$ 4.5 pF Cio(OFF) $V_{O} = 3 V \text{ or } 0,$ $V_{CC} = 4 V,$ $V_{I} = 2.4 V_{,}$ 20 $I_{I} = 15 \text{ mA}$ 14 TYP at $V_{CC} = 4 V$ 7 5 $I_{I} = 64 \text{ mA}$ Ω ron§ $V_{I} = 0$ 7 V_{CC} = 4.5 V $I_1 = 30 \text{ mA}$ 5 $V_{I} = 2.4 V_{,}$ $I_{I} = 15 \text{ mA}$ 8 12

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER		TO (OUTPUT)	V _{CC} = 4 V	= V _{CC} ± 0.	= 5 V 5 V	UNIT
	(INPUT)		MIN MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A	0.35		0.25	ns
ten	OE	A or B	6.1	1.2	5.6	ns
^t dis	OE	A or B	7.5	3.9	7.7	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBT16245 16-BIT FET BUS SWITCH


SCDS070C - JULY 1998 - REVISED OCTOBER 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .







PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CBT16245DGGR	Obsolete	Production	TSSOP (DGG) 48	-	-	Call TI	Call TI	-40 to 85	CBT16245
SN74CBT16245DGGR.B	Obsolete	Production	TSSOP (DGG) 48	-	-	Call TI	Call TI	-40 to 85	CBT16245
SN74CBT16245DGVR	Obsolete	Production	TVSOP (DGV) 48	-	-	Call TI	Call TI	-40 to 85	CY245
SN74CBT16245DL	NRND	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16245
SN74CBT16245DL.A	NRND	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16245
SN74CBT16245DLR	NRND	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16245
SN74CBT16245DLR.A	NRND	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16245

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

24-Jul-2025



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal				
Device	Package	Package	SPQ	Reel

Device	0	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16245DLR	SSOP	DL	48	1000	356.0	356.0	53.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBT16245DL	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74CBT16245DL.A	DL	SSOP	48	25	473.7	14.24	5110	7.87

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated