

20-BIT FET BUS SWITCH

2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

Check for Samples: SN74CB3T16210

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Output Voltage Translation Tracks V_{CC}
- Supports Mixed-Mode Signal Operation on All Data I/O Ports
 - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V_{CC}
 - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V V_{CC}
- 5-V-Tolerant I/Os With Device Powered Up or **Powered Down**
- **Bidirectional Data Flow With Near-Zero** Propagation Delay
- Low ON-State Resistance (ron) Characteristics $(r_{on} = 5 \Omega Typ)$
- Low Input/Output Capacitance Minimizes Loading ($C_{io(OFF)} = 5 \text{ pF Typ}$)
- **Data and Control Inputs Provide Undershoot Clamp Diodes**
- Low Power Consumption $(I_{CC} = 40 \ \mu A \ Max)$
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels • (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-٠ V/3.3-V CMOS Outputs
- **I**off Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

The SN74CB3T16210 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC} . The SN74CB3T16210 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

- Supports Digital Applications: Level Translation, PCI Interface, USB Interface, Memory Interleaving, and Bus Isolation
 - Ideal for Low-Power Portable Equipment

DGG OR DGV PACKAGE (TOP VIEW)									
NC [1A1 [1A2 [1A3 [1A4 [1A5 [GND [1A7]	1 2 3 4 5 6 7 8 9	48 47 46 45 44 43 42 41 40]1 <u>0E</u>]2 <u>0E</u>]1B1]1B2]1B3]1B4]1B5]GND]1B6						
1A8 [1A9 [2A1 [2A2 [2A2 [2A3 [2A3 [2A4 [2A5 [2A5 [2A6 [2A7 [2A8 [2A9]	10 11 12 13 14 15 16 17 18 19 20 21 22 23	 39 38 37 36 35 34 33 32 31 30 29 28 27 26] 187] 188] 189] 1810] 281] 282] 283] 284] 285] 286] 287] 288] 289						
2A10	24	25	2B10						

NC - No internal connection



SCDS156B-OCTOBER 2003-REVISED JULY 2012

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74CB3T16210 is organized as two 10-bit bus switches with separate ouput-enable $(1\overline{OE}, 2\overline{OE})$ inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When \overline{OE} is low, the associated 10-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 10-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
40%C to 05%C	TSSOP – DGG	Tape and reel	SN74CB3T16210DGGR	CB3T16210	
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74CB3T16210DGVR	KR210	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(EACH 10-BIT BUS SWITCH)									
INPUT OE	INPUT/OUTPUT A	FUNCTION							
L	В	A port = B port							
н	Z	Disconnect							

FUNCTION TABLE



If the input high voltage (V_{H}) level is greater than or equal to V_{cc} + 1 V, and less than or equal to 5.5 V, the output high voltage (V_{OH}) level will be equal to approximately the V_{cc} voltage level.

Figure 1. Typical DC Voltage Translation Characteristics




SCDS156B-OCTOBER 2003-REVISED JULY 2012


1 2 3 4 5 6
1 2 3 4 5 6
A 000000
BOCOCOC
c 000000
D 000000
E CC CC
F CC CC
G CCCCC
H CCCCCC
1 000000
K COCOCO

TERMINAL ASSIGNMENTS⁽¹⁾

	1	2	3	4	5	6
Α	1A2	1A1	NC	1 0E	2 <mark>0E</mark>	1B1
в	1A5	1A4	1A3	1B2	1B3	1B4
С	NC	GND	1A6	1B5	1B6	NC
D	1A8	NC	1A7 NC		1B7	1B8
Е	1A10	1A9			1B9	1B10
F	2A1	2A2			2B2	2B1
G	V _{CC}	GND	2A3	GND	2B4	2B3
н	NC	NC	2A4	2B5	NC	NC
J	2A5	2A6	2A7	2B7	2B6	2B5
κ	2A8	2A9	2A10	2B10	2B9	2B8

(1) NC - No internal connection






(AS STRUMENTS

SCDS156B-OCTOBER 2003-REVISED JULY 2012

www.ti.com

SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) Gate voltage (V_G) is equal to approximately $V_{CC} + V_T$ when the switch is ON and $V_I > V_{CC} + V_T$. (2) EN is the internal enable signal applied to the switch.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V		
V _{IN}	Control input voltage range ^{(2) (3)}			-0.5	7	V
V _{I/O}	Switch I/O voltage range ^{(2) (3) (4)}				7	V
I _{IK}	Control input clamp current	V _{IN} < 0			-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0			-50	mA
I _{IO}	ON-state switch current ⁽⁵⁾				±128	mA
	Continuous current through V_{CC} or GND				±100	mA
0		DGG package			70	9 C A M
θ_{JA}	Package thermal impedance ⁽⁶⁾	DGV package		58	°C/W	
T _{stg}	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground unless otherwise specified. (2)

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.

(5) I_{I} and I_{O} are used to denote specific conditions for $I_{I/O}$.

The package thermal impedance is calculated in accordance with JESD 51-7. (6)

SCDS156B-OCTOBER 2003-REVISED JULY 2012

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
V	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7	5.5	V
VIH	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0	0.7	
VIL	Low-level control input voltage	0	0.8	V	
V _{I/O}	Data input/output voltage		0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

			T _A = -	40°C TO	85°C			
PARAMETER		TEST CONDITIO	MIN	TYP ⁽²⁾	MAX	UNIT		
V _{IK}		V _{CC} = 3 V, I _I = -18 mA				-1.2	V	
V _{OH}		See Figure 3 and Figure 4						
I _{IN}	Control inputs	V_{CC} = 3.6 V, V_{IN} = 3.6 V to 5.5 V or GND				±10	μA	
		$V_{CC} = 3.6 V_{.}$	$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20		
l _l		Switch ON,	$V_{\rm I}$ = 0.7 V to $V_{\rm CC}$ – 0.7 V			-40	μA	
		$V_{IN} = V_{CC}$ or GND	$V_{I} = 0$ to 0.7 V			±5		
I_{OZ} ⁽³⁾		V_{CC} = 3.6 V, V_{O} = 0 to 5.5 V, V_{I} = 0, Switch O			±10	μA		
I _{off}		$V_{CC} = 0, V_{O} = 0$ to 5.5 V, $V_{I} = 0$,			10	μA		
1		$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0,$	$V_I = V_{CC}$ or GND			40		
I _{CC}		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND $V_I = 5.5 V$				40	μA	
ΔI_{CC} ⁽⁴⁾	Control inputs	V_{CC} = 3 V to 3.6 V, One input at $V_{CC}~-$ 0.6 V	Other inputs at $V_{\mbox{\scriptsize CC}}$ or GND			300	μA	
C _{in}	Control inputs	V_{CC} = 3.3 V, V_{IN} = V_{CC} or GND			4		pF	
C _{io(OFF)}		V_{CC} = 3.3 V, $V_{I\!/\!O}$ = 5.5 V, 3.3 V, or GND, Swit	tch OFF, $V_{IN} = V_{CC}$ or GND		5		pF	
		$V_{CC} = 3.3 \text{ V}$, Switch ON, $V_{IN} = V_{CC}$ or GND	$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$		5		~ F	
C _{io(ON)}		$v_{CC} = 3.3 \text{ v}, \text{ Switch ON}, v_{IN} = v_{CC} \text{ of GND}$	$V_{I/O} = GND$		13		pF	
		$V_{CC} = 2.3 V. TYP$ at $V_{CC} = 2.5 V. V_{I} = 0$	I _O = 24 mA		5	9.5		
r _{on} ⁽⁵⁾		$v_{CC} = 2.5 v$, if r at $v_{CC} = 2.5 v$, $v_{l} = 0$	I _O = 16 mA		5	9.5	Ω	
'on `´		$V_{CC} = 3 V, V_1 = 0$	I _O = 64 mA		5	8.5	Ω	
		$v_{CC} = 0, v, v_{I} = 0$	I _O = 32 mA		5	8.5		

Electrical Characteristics⁽¹⁾

(1)

(2)

(3)

(4)

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$ C. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined (5) by the lower of the voltages of the two (A or B) terminals.

SCDS156B-OCTOBER 2003-REVISED JULY 2012

Switching Characteristics

for V_{CC} = 2.5 V \pm 0.2 V (see Figure 2)

PARAMETER		TO (OUTPUT)	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} = 3 ± 0.3	3.3 V 8 V	UNIT
	(INPUT)	(001P01)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{en}	OE	A or B	1	12	1	10	ns
t _{dis}	ŌĒ	A or B	1	7.5	1	8.5	ns

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Copyright © 2003–2012, Texas Instruments Incorporated


SN74CB3T16210




SCDS156B-OCTOBER 2003-REVISED JULY 2012

www.ti.com

PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	RL	VI	CL	V_{Δ}
t _{pd(s)}	2.5 V \pm 0.2 V	Open	500 Ω	3.6 V or GND	30 pF	
-pu(3)	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V or GND	50 pF	
t _{PLZ} /t _{PZL}	2.5 V \pm 0.2 V	$2 \times V_{CC}$	500 Ω	GND	30 pF	0.15 V
PLZ PZL	3.3 V \pm 0.3 V	$2 \times V_{CC}$	500 Ω	GND	50 pF	0.3 V
t _{PHZ} /t _{PZH}	2.5 V \pm 0.2 V	Open	500 Ω	3.6 V	30 pF	0.15 V
'PHZ/'PZH	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V	50 pF	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\text{PLZ}} \text{ and } t_{\text{PHZ}} \text{ are the same as } t_{\text{dis}}.$
- F. t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage



SCDS156B-OCTOBER 2003-REVISED JULY 2012

TYPICAL CHARACTERISTICS



SCDS156B-OCTOBER 2003-REVISED JULY 2012

REVISION HISTORY

Cł	nanges from Revision A (March 2005) to Revision B	Pag	е
•	Updated graphic note and picture in figure 1.		2



www.ti.com



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74CB3T16210DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16210
SN74CB3T16210DGGR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16210
SN74CB3T16210DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR210
SN74CB3T16210DGVR.B	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR210
SN74CB3T16210DL	Preview	Production	SSOP (DL) 48	25 TUBE	-	Call TI	Call TI	-40 to 85	
SN74CB3T16210DLR	Preview	Production	SSOP (DL) 48	1000 LARGE T&R	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN74CB3T16210 :

• Automotive : SN74CB3T16210-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3T16210DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74CB3T16210DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3T16210DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74CB3T16210DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated