SCES158H-DECEMBER 1998-REVISED MARCH 2005

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With  $I_{OH}$  and  $I_{OL}$  of  $\pm 24$  mA at 2.5-V  $V_{CC}$

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages


### **DESCRIPTION/ORDERING INFORMATION**

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC) Circuitry Technology and Applications*, literature number SCEA009.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AVC16374DGGR	AVC16374
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AVC16374DGVR	CVA374
	VFBGA – GQL	Tape and reel	SN74AVC16374GQLR	CVA374

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.






Figure 1. Output Voltage vs Output Current

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, DOC are trademarks of Texas Instruments.

# SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES158H-DECEMBER 1998-REVISED MARCH 2005



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This 16-bit edge-triggered D-type flip-flop is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.  $\overline{OE}$  can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using loff. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16374 is characterized for operation from -40°C to 85°C.

#### **GQL PACKAGE** (TOP VIEW) 1 2 3 4 5 6 000000 В 000000 000000 С 000000 D $\circ$ Ε $\circ$ OOF CC000000 G 000000 Н 000000 J 000000

#### TERMINAL ASSIGNMENTS(1)


	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 <del>OE</del>	NC	NC	NC	NC	2CLK

(1) NC - No internal connection



SCES158H-DECEMBER 1998-REVISED MARCH 2005

# DGG OR DGV PACKAGE (TOP VIEW)



# FUNCTION TABLE (EACH 8-BIT FLIP FLOP)


	INPUTS	OUTPUT	
ŌĒ	CLK	Q	
L	1	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	$Q_0$
Н	X	Χ	Z



#### LOGIC SYMBOL(1) 1 10E 1EN 48 1CLK > C1 24 2OE 2EN 25 2CLK > C2 47 2 1D1 1D 1 ▽ 1Q1 3 46 1D2 1Q2 5 44 1D3 1Q3 6 43 1D4 1Q4 8 41 1D5 1Q5 40 9 1D6 1Q6 38 11 1Q7 1D7 37 12 1D8 1Q8 13 36 2D1 2 ▽ 2Q1 35 14 2D2 2Q2 33 16 2D3 2Q3 17 32 2Q4 2D4 30 19 2Q5 2D5 29 20 2D6 2Q6 27 22 2Q7 2D7 26 23 2D8 2Q8

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# **LOGIC DIAGRAM (POSITIVE LOGIC)**





# SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES158H-DECEMBER 1998-REVISED MARCH 2005

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V		
VI	Input voltge range <sup>(2)</sup>		-0.5	4.6	V		
Vo	Voltage range applied to any output in the	he high-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V		
Vo	Voltage range applied to any output in the	he high or low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V		
I <sub>IK</sub>	Input clamp current						
I <sub>OK</sub>	Output clamp current		-50	mA			
Io	Continuous output current			±50	mA		
	Continuous current through each V <sub>CC</sub> or	r GND		±100	mA		
		DGG package		70			
$\theta_{JA}$	Package thermal impedance (4)		58	°C/W			
			42				
T <sub>stg</sub>	Storage temperature range	Storage temperature range					


<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current ratings is observed.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51.

# SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V	Cupality voltage	Operating	1.4	3.6	V
$V_{CC}$	Supply voltage	Data retention only	1.2		V
		V <sub>CC</sub> = 1.2 V	V <sub>cc</sub>		
		V <sub>CC</sub> = 1.4 V to 1.6 V	$0.65 \times V_{CC}$		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 3 V to 3.6 V	2		
		V <sub>CC</sub> = 1.2 V		GND	
		V <sub>CC</sub> = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	
		V <sub>CC</sub> = 3 V to 3.6 V		0.8	
$V_{I}$	Input voltage		0	3.6	V
V	Output valtage	Active state	0	$V_{CC}$	V
Vo	Output voltage	3-state	0	3.6	V
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2	
	Static high-level output current <sup>(2)</sup>	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	mA
I <sub>OHS</sub>	Static riigh-level output current	V <sub>CC</sub> = 2.3 V to 2.7 V		-8	mA
		V <sub>CC</sub> = 3 V to 3.6 V		-12	
		V <sub>CC</sub> = 1.4 V to 1.6 V		2	
	Static low-level output current <sup>(2)</sup>	V <sub>CC</sub> = 1.65 V to 1.95 V		4	mA
I <sub>OLS</sub>	Static low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	ША
		V <sub>CC</sub> = 3 V to 3.6 V		12	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 <sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 (2) Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.



SCES158H-DECEMBER 1998-REVISED MARCH 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST	CONDITIONS	V <sub>cc</sub>	MIN	TYP(1)	MAX	UNIT
		$I_{OHS} = -100 \mu A$		1.4 V to 3.6 V	$V_{CC} - 0.2$			
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05			
$V_{OH}$		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA},$	$V_{IH} = 1.7 V$	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.3			
		$I_{OLS} = 100 \mu\text{A}$		1.4 V to 3.6 V			0.2	
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 V$	1.4 V			0.4	
$V_{OL}$		$I_{OLS} = 4 \text{ mA},$	$V_{IL} = 0.57 \text{ V}$	1.65 V			0.45	V
		$I_{OLS} = 8 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.55	
		$I_{OLS} = 12 \text{ mA},$	$V_{IL} = 0.8 V$	3 V			0.7	
I		$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ
I <sub>off</sub>		$V_I$ or $V_O = 3.6 \text{ V}$		0			±10	μΑ
I <sub>OZ</sub>		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ
	Control inputs	V – V or CND		2.5 V		3		
0	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3		~F
Ci	Data inputa	V – V or CND		2.5 V		2.5		pF
	Data inputs	$V_I = V_{CC}$ or GND		3.3 V		2.5		
C	Outouto	V - V or CND		2.5 V		6.5		n.E
C <sub>o</sub>	Outputs	$V_O = V_{CC}$ or GND		3.3 V		6.5		pF

<sup>(1)</sup> Typical values are measured at  $V_{CC}$  = 2.5 V and 3.3 V,  $T_A$  = 25°C.

## **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted)

		V <sub>CC</sub> = 1.2 V		$V_{CC}$ = 1.5 V $\pm$ 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency						160		200		200	MHz
t <sub>w</sub>	Pulse duration, CLK high or low					3.1		2.5		2.5		ns
t <sub>su</sub>	Setup time, data before CLK↑	4.1		2.7		1.9		1.4		1.4		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.7		1.3		1.2		1.1		1.1		ns

# **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.	1.5 V 1 V	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>						160		200		200		MHz
t <sub>pd</sub>	CLK	Q	7.3	1.5	8.4	1.2	6.7	0.8	4.1	0.7	3.3	ns
t <sub>en</sub>	ŌĒ	Q	7.4	1.6	8.5	1.6	6.7	0.9	4.3	0.7	3.4	ns
t <sub>dis</sub>	ŌĒ	Q	8.4	2.5	9.4	2.3	7.8	1	4.2	1.5	3.9	ns

# SN74AVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER			CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
_	Power dissipation	Outputs enabled	0	f 10 MH-	74	81	89	pF
$C_{pd}$	capacitance	Outputs disabled	$C_L = 0$ ,	f = 10 MHz	52	57	63	μΓ



PARAMETER MEASUREMENT INFORMATION  $V_{CC}$  = 1.2 V AND 1.5 V  $\pm$  0.1 V

WITH 3-STATE OUTPUTS

# ○ Open **2 k**Ω From Output O GND **Under Test** $C_L = 15 pF$ $2 k\Omega$ (see Note A) **LOAD CIRCUIT**

TRUMENTS


www.ti.com

#### **TEST** S1 Open t<sub>pd</sub> $\mathbf{2} \times \mathbf{V_{CC}}$ t<sub>PLZ</sub>/t<sub>PZL</sub> **GND** t<sub>PHZ</sub>/t<sub>PZH</sub>

 $V_{CC}$ 

٥v


V<sub>CC</sub>/2



V<sub>CC</sub>/2

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 



V<sub>CC</sub>/2

Input

NOTES: A.  $C_L$  includes probe and jig capacitance.

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms


VoH

 $v_{\text{ol}}$ 

V<sub>CC</sub>/2



# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 1.8 V $\pm$ 0.15 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2$  ns,  $t_f \leq 2$  ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 3. Load Circuit and Voltage Waveforms





# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \le 2 \text{ ns}$ ,  $t_f \le 2 \text{ ns}$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 4. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 5. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AVC16374DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16374
SN74AVC16374DGGR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16374
SN74AVC16374DGGRG4.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16374
SN74AVC16374DGVR	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA374
SN74AVC16374DGVR.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA374
SN74AVC16374DGVRG4.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA374

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16374DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 3-Jun-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16374DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16374DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated