

SCES751B - SEPTEMBER 2009 - REVISED MARCH 2010

Optimized for 3.3-V Operation

Signal Operation

JESD 78, Class II

1A 1

GND

2A

 t_{pd} = 4.3 ns Max at 3.3 V

(A114-B, Class II)

DSF PACKAGE

(TOP VIEW)

2

31

3.6-V I/O Tolerant to Support Mixed-Mode

Suitable for Point-to-Point Applications

ESD Performance Tested Per JESD 22

2000-V Human-Body Model

6

4

1Y

 $\overline{5}$ V_{cc}

2Y

Latch-Up Performance Exceeds 100 mA Per

1000-V Charged-Device Model (C101)

YFP PACKAGE

(TOP VIEW)

(BÌ) 2 5 (B2)

1A (AT 1

GND

2A

6 (A2) 1Y

4 (c] 2Y

 V_{cc}

LOW-POWER DUAL BUFFER GATE

Check for Samples: SN74AUP2G34

FEATURES

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption: I_{CC} = 0.9 μ A Max
- Low Dynamic-Power Consumption: C_{pd} = 4.3 pF Typ at 3.3 V
- Low Input Capacitance: C_i = 1.5 pF Typ
- Low Noise: Overshoot and Undershoot <10% of V_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
 - DCK PACKAGE DRY PACKAGE (TOP VIEW) (TOP VIEW) 6 1 1A 1Y 1A 6 GND 2 5 GND 2 5 V_{cc} 2A 3 4 3 4 2A 2Y

See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).

1Y

V_{cc}

2Y




Figure 1. AUP – The Lowest-Power Family




Figure 2. Excellent Signal Integrity

The SN74AUP2G34 performs the Boolean function Y = A in positive logic.

NanoStar[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AA)

SCES751B-SEPTEMBER 2009-REVISED MARCH 2010

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

	URDER								
T _A	PACKAGE ⁽²⁾	PACKAGE ⁽²⁾ ORDERABLE PART NUMBER		TOP-SIDE MARKING ⁽³⁾					
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP (Pb-free)	Reel of 3000	SN74AUP2G34YFPR	H9_					
–40°C to 85°C	QFN – DRY	Reel of 5000	SN74AUP2G34DRYR	PZ					
	uQFN – DSF	Reel of 5000	SN74AUP2G34DSFR	PZ					
	SOT (SC-70) – DCK	Reel of 3000	SN74AUP2G34DCKR	PZ_					

ORDERING INFORMATION⁽¹⁾


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) DCK: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

FUNCTIO	FUNCTION TABLE					
INPUT A	OUTPUT Y					
Н	Н					
L	L					

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any output in the I	high-impedance or power-off state ⁽²⁾	-0.5	4.6	V
Vo	Output voltage range in the high or low stat	te ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
I _O	Continuous output current			±20	mA
	Continuous current through V_{CC} or GND			±50	mA
		DCK package		252	
		DRL package		142	
θ_{JA}	Package thermal impedance ⁽³⁾	DRY package		234	°C/W
		DSF package		300	
		YFP package		132	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.



SCES751B-SEPTEMBER 2009-REVISED MARCH 2010

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	3.6	V
		V _{CC} = 0.8 V	V _{CC}		
V		V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}		V
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.6		v
		V_{CC} = 3 V to 3.6 V	2		
		$V_{CC} = 0.8 V$		0	
V		V _{CC} = 1.1 V to 1.95 V		0.35 × V _{CC}	V
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		V_{CC} = 3 V to 3.6 V		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V _{CC}	V
		$V_{CC} = 0.8 V$		-20	μA
		V _{CC} = 1.1 V		-1.1	
	High-level output current	$V_{CC} = 1.4 V$		-1.7	
I _{ОН}	High-level output current	V _{CC} = 1.65		-1.9	mA
		$V_{CC} = 2.3 V$		-3.1	
		$V_{CC} = 3 V$		-4	
		$V_{CC} = 0.8 V$		20	μA
		V _{CC} = 1.1 V		1.1	
	Low-level output current	$V_{CC} = 1.4 V$		1.7	
I _{OL}		V _{CC} = 1.65 V	1.9		mA
		V _{CC} = 2.3 V		3.1	
		$V_{CC} = 3 V$		4	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 0.8 V \text{ to } 3.6 V$		200	ns/V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SCES751B-SEPTEMBER 2009-REVISED MARCH 2010

Instruments

www.ti.com

ÈXAS

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	v	T _A = 25°C			T _A = -40°C				
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP M	IAX	MIN	MAX	UNIT		
	I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} – 0.1			V _{CC} – 0.1				
	I _{OH} = -1.1 mA	1.1 V	0.75 × V _{CC}			$0.7 \times V_{CC}$				
	I _{OH} = -1.7 mA	1.4 V	1.11			1.03				
.,	I _{OH} = -1.9 mA	1.65 V	1.32			1.3				
V _{OH}	I _{OH} = -2.3 mA	2.2.1/	2.05			1.97		V		
	I _{OH} = -3.1 mA	2.3 V	1.9			1.85				
	I _{OH} = -2.7 mA	0.14	2.72			2.67				
	$I_{OH} = -4 \text{ mA}$	3 V	2.6			2.55				
	I _{OL} = 20 μA	0.8 V to 3.6 V			0.1		0.1			
	I _{OL} = 1.1 mA	1.1 V		0.3 × ^v	V _{CC}		$0.3 \times V_{CC}$			
	I _{OL} = 1.7 mA	1.4 V		C).31		0.37			
	I _{OL} = 1.9 mA	1.65 V		C).31		0.35	V		
V _{OL}	I _{OL} = 2.3 mA	2.3 V		C).31		0.33			
	I _{OL} = 3.1 mA	2.3 V		C).44		0.45			
	I _{OL} = 2.7 mA	3 V		C).31		0.33			
	I _{OL} = 4 mA	3 V		C).44		0.45			
II A or B input	$V_{I} = GND$ to 3.6 V	0 V to 3.6 V			0.1		0.5	μA		
off	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V			0.2		0.6	μA		
∆l _{off}	V_{I} or V_{O} = 0 V to 3.6 V	0 V to 0.2 V			0.2		0.6	μA		
lcc	$V_{I} = GND \text{ or}$ $(V_{CC} \text{ to } 3.6 \text{ V}),$ $I_{O} = 0$	0.8 V to 3.6 V			0.5		0.9	μA		
ΔI _{CC}	$V_{I} = V_{CC} - 0.6 V^{(1)},$ $I_{O} = 0$	3.3 V			40		50	μA		
<u> </u>		0 V		1.5				ъF		
Ci	$V_I = V_{CC}$ or GND	3.6 V		1.5				pF		
Co	V _O = GND	0 V		3				pF		

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V	T,	_λ = 25°C	;	T _A = −40°C t	o 85°C	UNIT
FARAIVIETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		18				
			1.2 V ± 0.1 V	2.6	7.3	12.8	2.1	15.6	
	A or B	v	1.5 V ± 0.1 V	1.4	5.2	8.7	0.9	10.3	~~
t _{pd}	AUD	Ť	1.8 V ± 0.15 V	1	4.2	6.6	0.5	8.2	ns
			$2.5 \text{ V} \pm 0.2 \text{ V}$	1	3	4.4	0.5	5.5	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	1	2.4	3.5	0.5	4.3	

4

Copyright © 2009–2010, Texas Instruments Incorporated



SCES751B-SEPTEMBER 2009-REVISED MARCH 2010

www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V	T,	ק = 25°C		T _A = −40°C t	o 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		21				
			1.2 V ± 0.1 V	1.5	8.5	14.7	1	17.2	
	A or B	v	1.5 V ± 0.1 V	1	6.2	10	0.5	11.3	20
t _{pd}	AUD	Ť	1.8 V ± 0.15 V	1	5	7.7	0.5	9	ns
			2.5 V ± 0.2 V	1	3.6	5.2	0.5	6.1	
			3.3 V ± 0.3 V	1	2.9	4.2	0.5	4.7	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V	T,	ג = 25°C		T _A = −40°C t	o 85°C	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		24				
			1.2 V ± 0.1 V	3.6	9.9	16.3	3.1	19.9	
	A or D	v	1.5 V ± 0.1 V	2.3	7.2	11.1	1.8	13.2	20
t _{pd}	A or B	ř	1.8 V ± 0.15 V	1.6	5.8	8.7	1.1	10.6	ns
			2.5 V ± 0.2 V	1	4.3	5.9	0.5	7.3	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	1	3.4	4.8	0.5	5.9	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V	Τ,	T _A = 25°C		$T_A = -40^{\circ}C tc$		
PARAMETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		32.8				
		1.2 V ± 0.1 V	4.9	13.1	20.9	4.4	25.5		
	A or B	v	1.5 V ± 0.1 V	3.4	9.5	14.2	2.9	16.9	ns
t _{pd}	AUB	Y	1.8 V ± 0.15 V	2.5	7.7	11	2	13.5	
		2.5 V ± 0.2 V	1.8	5.7	7.6	1.3	9.4		
			3.3 V ± 0.3 V	1.5	4.7	6.2	1	7.5	


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			0.8 V	4	
	Dower dissinction conscitution		1.2 V ± 0.1 V	4	рF
C		f = 10 MHz	$1.5 \text{ V} \pm 0.1 \text{ V}$	4	
C _{pd}	Power dissipation capacitance		1.8 V ± 0.15 V	4	
			2.5 V ± 0.2 V	4.1	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	4.3	




PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Width)



	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V_{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V_{CC} = 3.3 V \pm 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}

LOAD CIRCUIT



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , for propagation delays t_f/t_f = 3 ns, for setup and hold times and pulse width t_f/t_f = 1.2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms


6





SCES751B-SEPTEMBER 2009-REVISED MARCH 2010


PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	S1
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$
С _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
V _Δ	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f = 3 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PLH} and t_{PHL} are the same as t_{pd} .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AUP2G34DCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(PZ5, PZF)
SN74AUP2G34DCKR.B	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(PZ5, PZF)
SN74AUP2G34DCKRG4	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(PZ5, PZF)
SN74AUP2G34DCKRG4.B	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(PZ5, PZF)
SN74AUP2G34DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PZ
SN74AUP2G34DRYR.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PZ
SN74AUP2G34DSFR	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 85	PZ
SN74AUP2G34DSFR.B	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PZ
SN74AUP2G34DSFRG4	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PZ
SN74AUP2G34DSFRG4.B	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PZ
SN74AUP2G34YFPR	Active	Production	DSBGA (YFP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	H9N
SN74AUP2G34YFPR.B	Active	Production	DSBGA (YFP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	H9N

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

18-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP2G34DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP2G34DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP2G34DSFRG4	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP2G34YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP2G34DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP2G34DSFR	SON	DSF	6	5000	210.0	185.0	35.0
SN74AUP2G34DSFRG4	SON	DSF	6	5000	210.0	185.0	35.0
SN74AUP2G34YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0


DCK0006A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing an integration of a constraint of the minimeters. Any dimensions in parentnesis are for reference only. Dimensioning and to per ASME Y14.5M.
 This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 Falls within JEDEC MO-203 variation AB.



DCK0006A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0006A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRY0006A

EXAMPLE BOARD LAYOUT

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



DRY0006A

EXAMPLE STENCIL DESIGN

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DSF0006A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.



DSF0006A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



DSF0006A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



YFP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



YFP0006

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YFP0006

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated