

# SN74AUC1G125 3 ステート出力、シングル・バス・バッファ・ゲート

## 1 特長

- 1.8V 動作用に最適化
- 1.8V で  $\pm 8\text{mA}$  の出力駆動能力
- 1.8V、30pF 負荷で最大  $t_{pd}$  が 2.5ns
- 広い動作電圧範囲: 0.8V ~ 2.7V
- $V_{CC}$  にかかわらず、最大 3.6V の過電圧耐性 I/O をサポート
- テキサス・インスツルメンツの NanoFree™ パッケージで供給
- $I_{off}$  機能により部分的パワーダウン・モードおよびバック・ドライブ保護をサポート
- 低い消費電力、最大  $I_{CC}$ : 10 $\mu\text{A}$
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能

## 2 アプリケーション

- デジタル信号のリドライブ
- デジタル信号のイネーブルまたはディスエーブル
- 伝送ラインのロジックによる駆動

## 3 概要

SN74AUC1G125 デバイスは、3 ステート出力に対応したシングル・ライン・ドライバです。出力イネーブル ( $\overline{OE}$ ) 入力が高レベルになると、出力はディセーブルされます。


AUC ロジック・ファミリは速度を重視した設計で、1.65V ~ 1.95V の  $V_{CC}$  で動作するよう最適化されています。最適な電源と 15pF の負荷により、デバイスは 250MHz または 500Mbps を超える速度で動作できます。AUC ファミリ独自の出力構造により、50 ~ 65 $\Omega$  の中程度の長さ (15cm 未満) の伝送ラインを駆動する場合、外部終端なしで優れたシグナル・インテグリティを実現します。このテクノロジーの詳細については、「[テキサス・インスツルメンツの AUC 1V 未満のリトル・ロジック・デバイスのアプリケーション](#)」を参照してください。

このデバイスは、一般的な SOT-23 および SC70 パッケージと、先進の NanoFree™ DSBGA パッケージで供給されます。ダイをパッケージとして使用する NanoFree™ パッケージ技術は、IC パッケージの概念を大きく覆すものです。

### パッケージ情報<sup>(1)</sup>

| 部品番号         | パッケージ           | 本体サイズ (公称)      |
|--------------|-----------------|-----------------|
| SN74AUC1G125 | DBV (SOT-23, 5) | 2.90mm × 1.60mm |
|              | DCK (SC70, 5)   | 2.00mm × 1.25mm |
|              | YZP (DSBGA, 5)  | 1.39mm × 0.89mm |

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



論理図 (正論理)



## Table of Contents

|                                                           |          |                                                                  |           |
|-----------------------------------------------------------|----------|------------------------------------------------------------------|-----------|
| <b>1 特長</b> .....                                         | <b>1</b> | 8.3 Feature Description.....                                     | <b>9</b>  |
| <b>2 アプリケーション</b> .....                                   | <b>1</b> | 8.4 Device Functional Modes.....                                 | <b>10</b> |
| <b>3 概要</b> .....                                         | <b>1</b> | <b>9 Application and Implementation</b> .....                    | <b>11</b> |
| <b>4 Revision History</b> .....                           | <b>2</b> | 9.1 Application Information.....                                 | <b>11</b> |
| <b>5 Pin Configuration and Functions</b> .....            | <b>3</b> | 9.2 Typical Application.....                                     | <b>11</b> |
| <b>6 Specifications</b> .....                             | <b>4</b> | <b>10 Power Supply Recommendations</b> .....                     | <b>12</b> |
| 6.1 Absolute Maximum Ratings.....                         | 4        | <b>11 Layout</b> .....                                           | <b>13</b> |
| 6.2 ESD Ratings.....                                      | 4        | 11.1 Layout Guidelines.....                                      | 13        |
| 6.3 Recommended Operating Conditions.....                 | 4        | 11.2 Layout Example.....                                         | 13        |
| 6.4 Thermal Information.....                              | 5        | <b>12 Device and Documentation Support</b> .....                 | <b>14</b> |
| 6.5 Electrical Characteristics.....                       | 5        | 12.1 Documentation Support.....                                  | 14        |
| 6.6 Switching Characteristics: $C_L = 15\text{ pF}$ ..... | 6        | 12.2 Receiving Notification of Documentation Updates.....        | 14        |
| 6.7 Switching Characteristics: $C_L = 30\text{ pF}$ ..... | 6        | 12.3 サポート・リソース.....                                              | 14        |
| 6.8 Operating Characteristics.....                        | 6        | 12.4 Trademarks.....                                             | 14        |
| 6.9 Typical Characteristics.....                          | 7        | 12.5 Electrostatic Discharge Caution.....                        | 14        |
| <b>7 Parameter Measurement Information</b> .....          | <b>8</b> | 12.6 Glossary.....                                               | 14        |
| <b>8 Detailed Description</b> .....                       | <b>9</b> | <b>13 Mechanical, Packaging, and Orderable Information</b> ..... | <b>14</b> |
| 8.1 Overview.....                                         | 9        |                                                                  |           |
| 8.2 Functional Block Diagram.....                         | 9        |                                                                  |           |

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| <b>Changes from Revision L (June 2017) to Revision M (August 2022)</b>                                  | <b>Page</b> |
|---------------------------------------------------------------------------------------------------------|-------------|
| • 文書全体にわたって表、図、相互参照の採番方法を更新.....                                                                        | <b>1</b>    |
| • 「特長」セクション、「アプリケーション」セクション、「製品情報」表を更新.....                                                             | <b>1</b>    |
| • YZP (DSBGA, 5) の本体サイズを 1.75mm × 1.25mm から 1.39mm × 0.89mm に変更.....                                    | <b>1</b>    |
| • 「アプリケーションと実装」、「アプリケーション情報」、「代表的なアプリケーション」、「電源に関する推奨事項」、「レイアウト」、「レイアウトのガイドライン」、「レイアウト例」の各セクションを追加..... | <b>1</b>    |
| • Updated the <i>Pin Configuration and Functions</i> section.....                                       | <b>3</b>    |
| • Updated the <i>ESD Ratings</i> section.....                                                           | <b>4</b>    |
| • Updated the <i>Thermal Information</i> section.....                                                   | <b>5</b>    |

| <b>Changes from Revision K (April 2007) to Revision L (June 2017)</b>                                                                     | <b>Page</b> |
|-------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| • データシート全体にわたって DRY パッケージを削除.....                                                                                                         | <b>1</b>    |
| • 「アプリケーション」セクション、「製品情報」表、「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加..... | <b>1</b>    |
| • 「注文情報」表を削除 (このデータシートの末尾にある「メカニカル、パッケージ、および注文情報」を参照).....                                                                                | <b>1</b>    |

## 5 Pin Configuration and Functions




图 5-1. DBV Package, 5-Pin SOT-23 (Top View)




图 5-2. DCK Package, 5-Pin SC70 (Top View)

表 5-1. Pin Functions

| PIN             |          | TYPE <sup>(1)</sup> | DESCRIPTION              |
|-----------------|----------|---------------------|--------------------------|
| NAME            | DBV, DCK |                     |                          |
| A               | 2        | I                   | Logic input              |
| GND             | 3        | G                   | Ground                   |
| OE              | 1        | I                   | Active-low output enable |
| V <sub>CC</sub> | 5        | P                   | Positive supply          |
| Y               | 4        | O                   | Output                   |

(1) I = input, O = output, P = power, G = ground




图 5-3. YZP Package, 5-Pin DSBGA (Bottom View)

| Legend |        |
|--------|--------|
| Input  | Power  |
| Ground | Output |

表 5-2. Pin Functions

| PIN |                 | TYPE <sup>(1)</sup> | DESCRIPTION               |
|-----|-----------------|---------------------|---------------------------|
| NO. | NAME            |                     |                           |
| A1  | OE              | I                   | Output enable, active low |
| A2  | V <sub>CC</sub> | P                   | Positive supply           |
| B1  | A               | I                   | Logic input               |
| C1  | GND             | G                   | Ground                    |
| C2  | Y               | O                   | Output                    |

(1) I = input, O = output, P = power, G = ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |                                                                                             |                    | MIN  | MAX                   | UNIT |
|------------------|---------------------------------------------------------------------------------------------|--------------------|------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage                                                                              |                    | −0.5 | 3.6                   | V    |
| V <sub>I</sub>   | Input voltage <sup>(2)</sup>                                                                |                    | −0.5 | 3.6                   | V    |
| V <sub>O</sub>   | Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> |                    | −0.5 | 3.6                   | V    |
| V <sub>O</sub>   | Output voltage range <sup>(2)</sup>                                                         |                    | −0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current                                                                         | V <sub>I</sub> < 0 | −50  |                       | mA   |
| I <sub>OK</sub>  | Output clamp current                                                                        | V <sub>O</sub> < 0 | −50  |                       | mA   |
| I <sub>O</sub>   | Continuous output current                                                                   |                    | ±20  |                       | mA   |
|                  | Continuous current through V <sub>CC</sub> or GND                                           |                    | ±100 |                       | mA   |
| T <sub>stg</sub> | Storage temperature                                                                         |                    | −65  | 150                   | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

|                    |                         | VALUE                                                                          | UNIT  |
|--------------------|-------------------------|--------------------------------------------------------------------------------|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000 |
|                    |                         | Machine Model (A115-A)                                                         | ±200  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

See <sup>(1)</sup>

|                 |                           | MIN                               | MAX                    | UNIT |
|-----------------|---------------------------|-----------------------------------|------------------------|------|
| V <sub>CC</sub> | Supply voltage            | 0.8                               | 2.7                    | V    |
| V <sub>IH</sub> | High-level input voltage  | V <sub>CC</sub> = 0.8 V           | V <sub>CC</sub>        | V    |
|                 |                           | V <sub>CC</sub> = 1.1 V to 1.95 V | 0.65 × V <sub>CC</sub> |      |
|                 |                           | V <sub>CC</sub> = 2.3 V to 2.7 V  | 1.7                    |      |
| V <sub>IL</sub> | Low-level input voltage   | V <sub>CC</sub> = 0.8 V           | 0                      | V    |
|                 |                           | V <sub>CC</sub> = 1.1 V to 1.95 V | 0.35 × V <sub>CC</sub> |      |
|                 |                           | V <sub>CC</sub> = 2.3 V to 2.7 V  | 0.7                    |      |
| V <sub>I</sub>  | Input voltage             | 0                                 | 3.6                    | V    |
| V <sub>O</sub>  | Output voltage            | 0                                 | V <sub>CC</sub>        | V    |
| I <sub>OH</sub> | High-level output current | V <sub>CC</sub> = 0.8 V           | −0.7                   | mA   |
|                 |                           | V <sub>CC</sub> = 1.1 V           | −3                     |      |
|                 |                           | V <sub>CC</sub> = 1.4 V           | −5                     |      |
|                 |                           | V <sub>CC</sub> = 1.65 V          | −8                     |      |
|                 |                           | V <sub>CC</sub> = 2.3 V           | −9                     |      |

## 6.3 Recommended Operating Conditions (continued)

See (1)

|                                                        |                                           | MIN | MAX | UNIT |
|--------------------------------------------------------|-------------------------------------------|-----|-----|------|
| $I_{OL}$ Low-level output current                      | $V_{CC} = 0.8\text{ V}$                   |     | 0.7 | mA   |
|                                                        | $V_{CC} = 1.1\text{ V}$                   |     | 3   |      |
|                                                        | $V_{CC} = 1.4\text{ V}$                   |     | 5   |      |
|                                                        | $V_{CC} = 1.65\text{ V}$                  |     | 8   |      |
|                                                        | $V_{CC} = 2.3\text{ V}$                   |     | 9   |      |
| $\Delta t/\Delta v$ Input transition rise or fall rate | $V_{CC} = 0.8\text{ V to }1.6\text{ V}$   |     | 20  | ns/V |
|                                                        | $V_{CC} = 1.65\text{ V to }1.95\text{ V}$ |     | 10  |      |
|                                                        | $V_{CC} = 2.3\text{ V to }2.7\text{ V}$   |     | 3   |      |
| $T_A$ Operating free-air temperature                   |                                           | –40 | 85  | °C   |

(1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. See [Implications of Slow or Floating CMOS Inputs](#)

## 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | DBV (SOT-23) | DCK (SC70) | YZP (DSBGA) | UNIT |
|-------------------------------|----------------------------------------------|--------------|------------|-------------|------|
|                               |                                              | 5 PINS       | 5 PINS     | 5 PINS      |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 220.7        | 262.5      | 144.5       | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 123.9        | 181.4      | 1.4         | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 123.20       | 153.4      | 47.6        | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 58.3         | 67.60      | 0.6         | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 122.5        | 152.80     | 47.5        | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER        |                                   | TEST CONDITIONS                          | V <sub>CC</sub>    | MIN                   | TYP <sup>(1)</sup> | MAX  | UNIT |    |
|------------------|-----------------------------------|------------------------------------------|--------------------|-----------------------|--------------------|------|------|----|
| V <sub>OH</sub>  |                                   | I <sub>OH</sub> = −100 μA                | 0.8 V to 2.7 V     | V <sub>CC</sub> − 0.1 |                    |      | V    |    |
|                  |                                   | I <sub>OH</sub> = −0.7 mA                | 0.8 V              | 0.55                  |                    |      |      |    |
|                  |                                   | I <sub>OH</sub> = −3 mA                  | 1.1 V              | 0.8                   |                    |      |      |    |
|                  |                                   | I <sub>OH</sub> = −5 mA                  | 1.4 V              | 1                     |                    |      |      |    |
|                  |                                   | I <sub>OH</sub> = −8 mA                  | 1.65 V             | 1.2                   |                    |      |      |    |
|                  |                                   | I <sub>OH</sub> = −9 mA                  | 2.3 V              | 1.8                   |                    |      |      |    |
| V <sub>OL</sub>  |                                   | I <sub>OL</sub> = 100 μA                 | 0.8 V to 2.7 V     |                       |                    | 0.2  | V    |    |
|                  |                                   | I <sub>OL</sub> = 0.7 mA                 | 0.8 V              | 0.25                  |                    |      |      |    |
|                  |                                   | I <sub>OL</sub> = 3 mA                   | 1.1 V              |                       |                    | 0.3  |      |    |
|                  |                                   | I <sub>OL</sub> = 5 mA                   | 1.4 V              |                       |                    | 0.4  |      |    |
|                  |                                   | I <sub>OL</sub> = 8 mA                   | 1.65 V             |                       |                    | 0.45 |      |    |
|                  |                                   | I <sub>OL</sub> = 9 mA                   | 2.3 V              |                       |                    | 0.6  |      |    |
| I <sub>I</sub>   | A or $\overline{\text{OE}}$ input | V <sub>I</sub> = V <sub>CC</sub> or GND  | 0 to 2.7 V         |                       |                    | ±5   | μA   |    |
| I <sub>off</sub> |                                   | V <sub>I</sub> or V <sub>O</sub> = 2.7 V | 0                  |                       |                    | ±10  | μA   |    |
| I <sub>OZ</sub>  |                                   | V <sub>O</sub> = V <sub>CC</sub> or GND  | 2.7 V              |                       |                    | ±10  | μA   |    |
| I <sub>CC</sub>  |                                   | V <sub>I</sub> = V <sub>CC</sub> or GND  | I <sub>O</sub> = 0 | 0.8 V to 2.7 V        |                    |      | 10   | μA |
| C <sub>I</sub>   |                                   | V <sub>I</sub> = V <sub>CC</sub> or GND  | 2.5 V              | 2.5                   |                    |      | pF   |    |

## 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER      | TEST CONDITIONS                         | V <sub>CC</sub> | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|----------------|-----------------------------------------|-----------------|-----|--------------------|-----|------|
| C <sub>O</sub> | V <sub>O</sub> = V <sub>CC</sub> or GND | 2.5 V           |     | 5.5                |     | pF   |

(1) All typical values are at T<sub>A</sub> = 25°C.

## 6.6 Switching Characteristics: C<sub>L</sub> = 15 pF

over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see [Figure 7-1](#))

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 0.8 V | V <sub>CC</sub> = 1.2 V<br>± 0.1 V |     | V <sub>CC</sub> = 1.5 V<br>± 0.1 V |     | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | UNIT |
|------------------|-----------------|----------------|-------------------------|------------------------------------|-----|------------------------------------|-----|-------------------------------------|-----|-----|------------------------------------|-----|------|
|                  |                 |                | TYP                     | MIN                                | MAX | MIN                                | MAX | MIN                                 | TYP | MAX | MIN                                | MAX |      |
| t <sub>pd</sub>  | A               | Y              | 4.7                     | 0.8                                | 3.6 | 0.4                                | 2.3 | 0.6                                 | 1   | 1.5 | 0.5                                | 1.3 | ns   |
| t <sub>en</sub>  | OE              | Y              | 5.4                     | 0.7                                | 4.1 | 0.5                                | 2.6 | 0.6                                 | 1.1 | 1.8 | 0.5                                | 1.4 | ns   |
| t <sub>dis</sub> | OE              | Y              | 4.8                     | 1.4                                | 4.3 | 1.4                                | 4   | 1.5                                 | 2.2 | 2.9 | 0.9                                | 2.2 | ns   |

## 6.7 Switching Characteristics: C<sub>L</sub> = 30 pF

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see [Figure 7-1](#))

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | UNIT |
|------------------|-----------------|----------------|-------------------------------------|-----|-----|------------------------------------|-----|------|
|                  |                 |                | MIN                                 | TYP | MAX | MIN                                | MAX |      |
| t <sub>pd</sub>  | A               | Y              | 0.7                                 | 1.5 | 2.5 | 0.9                                | 1.7 | ns   |
| t <sub>en</sub>  | OE              | Y              | 1                                   | 1.6 | 2.6 | 1.1                                | 1.9 | ns   |
| t <sub>dis</sub> | OE              | Y              | 1.8                                 | 2.2 | 3.1 | 0.8                                | 1.7 | ns   |

## 6.8 Operating Characteristics

T<sub>A</sub> = 25°C

| PARAMETER       |                                     | TEST<br>CONDITIONS  | V <sub>CC</sub> = 0.8 V | V <sub>CC</sub> = 1.2 V | V <sub>CC</sub> = 1.5 V | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | UNIT |
|-----------------|-------------------------------------|---------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|------|
|                 |                                     |                     | TYP                     | TYP                     | TYP                     | TYP                     | TYP                     |      |
| C <sub>pd</sub> | Power<br>dissipation<br>capacitance | Outputs<br>enabled  | 14                      | 14                      | 14                      | 15                      | 16                      | pF   |
|                 |                                     | Outputs<br>disabled | 1.5                     | 1.5                     | 1.5                     | 2                       | 2.5                     |      |

## 6.9 Typical Characteristics

$T_A = 25^\circ\text{C}$




FIG 6-1. Output Low-State Voltage Across Output Current, 0.8-, 1.8-, and 2.7-V Supply




FIG 6-2. Output High-State Voltage Across Output Current, 0.8-, 1.8-, and 2.7-V Supply









FIG 6-3. Output High-Impedance State Leakage Current Across Output Voltage, 0.8-, 1.8-, and 2.7-V Supply

## 7 Parameter Measurement Information



| TEST              | S1                |
|-------------------|-------------------|
| $t_{PLH}/t_{PHL}$ | Open              |
| $t_{PLZ}/t_{PZL}$ | $2 \times V_{CC}$ |
| $t_{PHZ}/t_{PZH}$ | GND               |

| $V_{CC}$           | $C_L$ | $R_L$        | $V_A$  |
|--------------------|-------|--------------|--------|
| 0.8 V              | 15 pF | 2 k $\Omega$ | 0.1 V  |
| 1.2 V $\pm$ 0.1 V  | 15 pF | 2 k $\Omega$ | 0.1 V  |
| 1.5 V $\pm$ 0.1 V  | 15 pF | 2 k $\Omega$ | 0.1 V  |
| 1.8 V $\pm$ 0.15 V | 15 pF | 2 k $\Omega$ | 0.15 V |
| 2.5 V $\pm$ 0.2 V  | 15 pF | 2 k $\Omega$ | 0.15 V |
| 1.8 V $\pm$ 0.15 V | 30 pF | 1 k $\Omega$ | 0.15 V |
| 2.5 V $\pm$ 0.2 V  | 30 pF | 500 $\Omega$ | 0.15 V |



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_0 = 50 \Omega$ , slew rate  $\geq 1$  V/ns.  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**7-1. Load Circuit and Voltage Waveforms**

## 8 Detailed Description

### 8.1 Overview


The SN74AUC1G125 bus buffer gate is operational from 0.8-V to 2.7-V  $V_{CC}$ , but is optimized for 1.65-V to 1.95-V  $V_{CC}$  operation.

This device is a single line driver with a 3-state output. The output is disabled when the output-enable ( $\overline{OE}$ ) input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 8.2 Functional Block Diagram



**8-1. Logic Diagram (Positive Logic)**

### 8.3 Feature Description

#### 8.3.1 ULTTL CMOS Outputs

This device includes ultra-low-voltage transistor-transistor logic (ULTTL) output drivers. ULTTL outputs are *balanced*, indicating that the device can sink and source similar currents. They are also specially designed for applications requiring high-speed, low power consumption, and optimal signal integrity while minimizing switching noise.

The ULTTL output driver changes impedance during transition to maximize transition rate while limiting ringing and transmission line reflections. The output is optimized for operation with a direct connection to a 50- to 65- $\Omega$  controlled impedance transmission line of up to 15 cm, although it can operate with acceptable signal integrity for controlled impedances of between 30 and 70  $\Omega$ .

The outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in [Implications of Slow or Floating CMOS Inputs](#).

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a 10-k $\Omega$  resistor, however, is recommended and will typically meet all requirements.

### 8.3.3 Partial Power Down ( $I_{off}$ )

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the  $I_{off}$  specification in the *Electrical Characteristics* table.

### 8.3.4 Clamp Diode Structure

Figure 8-2 shows the inputs and outputs to this device have negative clamping diodes only.

**注意**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

## 8.4 Device Functional Modes

Table 8-1 lists the functional modes of the SN74AUC1G125.

Table 8-1. Function Table

| INPUTS <sup>(1)</sup> |   | OUTPUT <sup>(2)</sup> |
|-----------------------|---|-----------------------|
| $\overline{OE}$       | A |                       |
| L                     | H | H                     |
| L                     | L | L                     |
| H                     | X | Z                     |

(1) L = Low Voltage Level, H = High Voltage Level, X = Do Not Care

(2) L = Driving Low, H = Driving High, Z = High Impedance

## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

In this application, the SN74AUC1G125 is used to control a high-speed digital signal. The output enable ( $\overline{OE}$ ) input is connected to the system controller and allows the output to be disabled. Not shown is a 10-k $\Omega$  pull-down resistor which will ensure that the output will return to the low state when placed in the high-impedance mode of operation.

### 9.2 Typical Application




図 9-1. Application Block Diagram


#### 9.2.1 Design Requirements

- All signals in the system operate at  $1.8\text{ V} \pm 0.15\text{ V}$
- Input signals transition faster than 10 ns/V
- Y output is enabled when  $\overline{OE}$  is LOW
- Output transmission line impedance should be between 50 and 65  $\Omega$

#### 9.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in the *Layout* section.
2. Ensure the output transmission line is less than 15 cm in total length for optimal signal integrity results. For the best signal integrity, avoid sharp turns, stubs, and branches.
3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})\ \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, [CMOS Power Consumption and Cpd Calculation](#).

### 9.2.3 Application Curves



**FIG 9-2. Simulated Output Voltage Waveforms for AUC Family Directly Driving Short (< 15 cm) Transmission Lines With Characteristic Impedances from 30 to 70  $\Omega$  (Volts vs Nanoseconds)**

## 10 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

## 11 Layout


### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

### 11.2 Layout Example



✎ 11-1. Example Layout for DCK Package



✎ 11-2. Example Layout for YZP Package

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs application report](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 12.4 Trademarks

NanoFree™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number            | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|----------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">74AUC1G125DBVRE4</a> | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | U25R                |
| 74AUC1G125DBVRE4.B               | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | U25R                |
| <a href="#">74AUC1G125DBVRG4</a> | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | U25R                |
| 74AUC1G125DBVRG4.B               | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | U25R                |
| <a href="#">SN74AUC1G125DBVR</a> | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU   SN                          | Level-1-260C-UNLIM                | -40 to 85    | U25R                |
| SN74AUC1G125DBVR.B               | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | U25R                |
| <a href="#">SN74AUC1G125DCKR</a> | Active        | Production           | SC70 (DCK)   5   | 3000   LARGE T&R      | Yes         | NIPDAU   SN                          | Level-1-260C-UNLIM                | -40 to 85    | (UM5, UMF, UMR)     |
| SN74AUC1G125DCKR.B               | Active        | Production           | SC70 (DCK)   5   | 3000   LARGE T&R      | Yes         | SN                                   | Level-1-260C-UNLIM                | -40 to 85    | (UM5, UMF, UMR)     |
| <a href="#">SN74AUC1G125YZPR</a> | Active        | Production           | DSBGA (YZP)   5  | 3000   LARGE T&R      | Yes         | SNAGCU                               | Level-1-260C-UNLIM                | -40 to 85    | UMN                 |
| SN74AUC1G125YZPR.B               | Active        | Production           | DSBGA (YZP)   5  | 3000   LARGE T&R      | Yes         | SNAGCU                               | Level-1-260C-UNLIM                | -40 to 85    | UMN                 |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74AUC1G125 :**

- Enhanced Product : [SN74AUC1G125-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| 74AUC1G125DBVRE4 | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| 74AUC1G125DBVRG4 | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| SN74AUC1G125DBVR | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| SN74AUC1G125DBVR | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| SN74AUC1G125DCKR | SC70         | DCK             | 5    | 3000 | 180.0              | 8.4                | 2.3     | 2.5     | 1.2     | 4.0     | 8.0    | Q3            |
| SN74AUC1G125DCKR | SC70         | DCK             | 5    | 3000 | 178.0              | 8.4                | 2.25    | 2.45    | 1.2     | 4.0     | 8.0    | Q3            |
| SN74AUC1G125YZPR | DSBGA        | YZP             | 5    | 3000 | 178.0              | 9.2                | 1.02    | 1.52    | 0.63    | 4.0     | 8.0    | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74AUC1G125DBVRE4 | SOT-23       | DBV             | 5    | 3000 | 202.0       | 201.0      | 28.0        |
| 74AUC1G125DBVRG4 | SOT-23       | DBV             | 5    | 3000 | 202.0       | 201.0      | 28.0        |
| SN74AUC1G125DBVR | SOT-23       | DBV             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| SN74AUC1G125DBVR | SOT-23       | DBV             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| SN74AUC1G125DCKR | SC70         | DCK             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| SN74AUC1G125DCKR | SC70         | DCK             | 5    | 3000 | 208.0       | 191.0      | 35.0        |
| SN74AUC1G125YZPR | DSBGA        | YZP             | 5    | 3000 | 220.0       | 220.0      | 35.0        |



YZP0005



# PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 1.418 mm, Min = 1.358 mm

E: Max = 0.918 mm, Min = 0.858 mm

4219492/A 05/2017


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


**YZP0005**

### DSBGA - 0.5 mm max height

## DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X




SOLDER MASK DETAILS  
NOT TO SCALE

4219492/A 05/2017

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).



SOLDER PASTE EXAMPLE  
 BASED ON 0.1 mm THICK STENCIL  
 SCALE:40X

4219492/A 05/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### SOT - 1.1 max height

Technical drawing of a mechanical part showing three views: front, side, and top.

**Front View:**

- Overall dimensions: 2.4 (width) x 2.15 (height).
- Feature locations: 1.4 (width), 1.1 (width), 1.3 (height), 1.3 (height).
- Hole diameters: 0.15, 0.1.
- Feature labels: PIN 1 INDEX AREA, NOTE 4.
- Surface texture: 5X 0.33 0.15, 2X 0.65.

**Side View:**

- Overall dimensions: 1.1 MAX (width) x 0.1 (thickness).
- Feature locations: 0.9 (width), 0.1 (thickness).
- Surface texture: 4X 0° -12°.

**Top View:**

- Overall dimensions: 0.46 TYP (width) x 0.26 TYP (height).
- Feature locations: 0.15 (width), 0.22 TYP (height), 0.08 (height).
- Feature labels: GAGE PLANE, SEATING PLANE.
- Surface texture: 4X 4° -15°.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



## SOT-23 - 1.45 mm max height

## SMALL OUTLINE TRANSISTOR



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとしします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月