

SCAS570I-MARCH 1996-REVISED AUGUST 2004

FLATORES	DGG OR DL PACKAGE				
 Member of the Texas Instruments Widebus™ 	(TOP \				
Family	· · · · ·	, 			
 EPIC[™] (Enhanced-Performance Implanted 		56 0E2B			
CMOS) Submicron Process	LE1B 🛛 2	55 🛛 LEA2B			
 B-Port Outputs Have Equivalent 26-Ω Series 	2B3 🛛 3	54 🛛 2B4			
Resistors, So No External Resistors Are	GND 4	53 GND			
Required	2B2 5	52 2B5			
ESD Protection Exceeds 2000 V Per	2B1 6	51 2 B6			
MIL-STD-883, Method 3015; Exceeds 200 V	V _{CC} 7	50 V _{CC}			
Using Machine Model (C = 200 pF, R = 0)	A1 [] 8	49 2B7			
Latch-Up Performance Exceeds 250 mA Per	A2 [] 9	48 2B8			
JESD 17		47 2B9			
Bus Hold on Data Inputs Eliminates the Need					
for External Pullup/Pulldown Resistors		45 2B10			
•		44 2B11 43 2B12			
 Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic Shrink 	A6 🛛 14 A7 🚺 15	43 2B12 42 1B12			
Small-Outline (DGG) and Plastic Smith Small-Outline (DL) Packages	A7 [] 15 A8 [] 16	42 1B12 41 1B11			
	A8 [10 A9 [17	40 1 1B10			
NOTE: For tape-and-reel order entry: The DGGR package is abbreviated to GR.	GND 18	39 GND			
	A10 19	38 1B9			
DESCRIPTION	A10 [13 A11 [20	37 1B8			
	A12 21	36 0 1B7			
This 12-bit to 24-bit multiplexed D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.	V _{CC} [22	35 0 V _{CC}			
	1B1 23	34 1 1B6			
The SN74ALVCH162260 is used in applications in	1B2 24	33 1B5			
which two separate data paths must be multiplexed	GND 25	32 GND			
onto, or demultiplexed from, a single data path.	1B3 26	31 1 1B4			
Typical applications include multiplexing and/or demultiplexing address and data information in	LE2B 27	30 LEA1B			
microprocessor or bus-interface applications. This	SEL 🛛 28	29 0E1B			
device also is useful in memory-interleaving	7				

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{cc} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162260 is characterized for operation from -40°C to 85°C.



applications.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, EPIC are trademarks of Texas Instruments.

SCAS570I-MARCH 1996-REVISED AUGUST 2004



FUNCTION TABLES

В	то	Α
(OE	В:	= H)

	INPUTS									
1B	2B	SEL	LE1B	LE2B	OEA	A				
н	Х	Н	Н	Х	L	н				
L L	Х	Н	Н	Х	L	L				
X	Х	Н	L	Х	L	A ₀				
X	Н	L	Х	Н	L	н				
X	L	L	Х	Н	L	L				
X	Х	L	Х	L	L	A ₀				
X	Х	Х	Х	Х	Н	Z				


<u>A T</u>O B (OEA = H)

Γ			Ουτι	PUTS					
Γ	Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B		
	Н	Н	Н	L	L	н	Н		
	L	Н	Н	L	L	L	L		
	Н	Н	L	L	L	н	2B ₀		
	L	Н	L	L	L	L	2B ₀		
	Н	L	Н	L	L	1B ₀	н		
	L	L	Н	L	L	1B ₀	L		
	Х	L	L	L	L	1B ₀	2B ₀		
	Х	Х	Х	Н	Н	z	z		
	Х	Х	Х	L	Н	Active	z		
	Х	Х	Х	Н	L	z	Active		
	Х	Х	Х	L	L	Active	Active		



SCAS570I-MARCH 1996-REVISED AUGUST 2004





To 11 Other Channels

SCAS570I-MARCH 1996-REVISED AUGUST 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
V		Except I/O ports ⁽²⁾	-0.5	4.6	V
V	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	v
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
Ι _{ΟΚ}	Output clamp current	V ₀ < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC} or	GND		±100	mA
		DGG package		81	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		86	°C/W
		DL package		74	
T _{stg}	Storage temperature		-65	150	°C

Texas

STRUMENTS www.ti.com

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51.





SCAS570I-MARCH 1996-REVISED AUGUST 2004

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	V _{CC}	V	
Vo	Output voltage		0	V _{CC}	v	
		V _{CC} = 1.65 V		-4		
	Llich lovel output ourrent (A port)	V _{CC} = 2.3 V		-12		
	High-level output current (A port)	V _{CC} = 2.7 V		-12		
		$V_{CC} = 3 V$		-24	mA	
I _{ОН}		V _{CC} = 1.65 V		-2	ШA	
	Llich level output ourrent (D nort)	V _{CC} = 2.3 V		-6		
	High-level output current (B port)	$V_{CC} = 2.7 V$				
		$V_{CC} = 3 V$		-12		
		V _{CC} = 1.65 V		4		
	Low-level output current (A port)	$V_{CC} = 2.3 V$		12		
		$V_{CC} = 2.7 V$		12		
1		$V_{CC} = 3 V$		24	mA	
I _{OL}		V _{CC} = 1.65 V		2		
	Low-level output current (B port)	$V_{CC} = 2.3 V$	6			
		$V_{CC} = 2.7 V$				
		$V_{CC} = 3 V$		12		
$\Delta t / \Delta v$	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCAS570I-MARCH 1996-REVISED AUGUST 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

F	ARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
		I _{OH} = -4 mA	1.65 V	1.2			
		I _{OH} = -6 mA	2.3 V	2			
	A port		2.3 V	1.7			
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
.,		I _{OH} = -24 mA	3 V	2			
V _{ОН}		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		V	
		I _{OH} = -2 mA	1.65 V	1.2			
		$I_{OH} = -4 \text{ mA}$	2.3 V	1.9			
	B port		2.3 V	1.7			
		I _{OH} = -6 mA	3 V	2.4			
		I _{OH} = -8 mA	2.7 V	2			
		$I_{OH} = -12 \text{ mA}$	3 V	2			
		$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V		0.2		
		$I_{OL} = 4 \text{ mA}$	1.65 V		0.45		
		$I_{OL} = 6 \text{ mA}$	2.3 V		0.4		
	A port		2.3 V		0.7		
		$I_{OL} = 12 \text{ mA}$	2.7 V		0.4		
		I _{OL} = 24 mA	3 V		0.55		
V _{OL}		I _{OL} = 100 μA	1.65 V to 3.6 V	· · ·	0.2	V	
		$I_{OL} = 2 \text{ mA}$	1.65 V		0.45		
		$I_{OL} = 4 \text{ mA}$	2.3 V		0.4		
	B port		2.3 V		0.55		
		$I_{OL} = 6 \text{ mA}$	3 V	· · ·	0.55		
		I _{OL} = 8 mA	2.7 V	, i	0.6		
		I _{OL} = 12 mA	3 V	1 1	0.8		
l _l	•	$V_{I} = V_{CC}$ or GND	3.6 V		±5	μA	
		V ₁ = 0.58 V		25			
		V ₁ = 1.07 V	1.65 V	-25			
		$V_{1} = 0.7 V$		45			
I _{I(hold)}		V ₁ = 1.7 V	2.3 V	-45		μA	
.()		$V_{1} = 0.8 V$		75			
		$V_1 = 2 V$	3 V	-75			
		$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V	· · · ·	±500		
l _{oz} ⁽³⁾		$V_0 = V_{CC}$ or GND	3.6 V	1	±10	μA	
		$V_{\rm I} = V_{\rm CC}$ or GND, $I_{\rm O} = 0$	3.6 V		40	μΑ	
Δl _{CC}		One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μΑ	
C _i	Control inputs	$V_1 = V_{CC}$ or GND	3.3 V	3.5		pF	
C _{io}	A or B ports	$V_0 = V_{CC}$ or GND	3.3 V	4.5		pF	

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.



www.ti.com



SCAS570I-MARCH 1996-REVISED AUGUST 2004

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

		V _{CC} = 1.8 V		$V_{CC} = 2.5 V \\ \pm 0.2 V$		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		(1)		150		150		150	MHz
t _w	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	(1)		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B high or low	(1)		1.4		1.1		1.1		ns
t _h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B high or low	(1)		1.6		1.9		1.5		ns

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V_{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPOT)		MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	А	В		(1)	1	5.9		5.8	1.2	4.9	
	В	A		(1)	1	5.7		5.1	1.2	4.3	
t _{pd}	LE	A		(1)	1	5.6		5.2	1	4.4	ns
		В		(1)	1	6.1		5.9	1	5	
	SEL	A		(1)	1	6.9		6.6	1.1	5.6	
	OE	A		(1)	1	6.7		6.4	1	5.4	20
t _{en}	UE	В		(1)	1	7.2		7.1	1	6	ns
	OE	A		(1)	1	5.7		5	1.3	4.6	~~~
t _{dis}	UE	В		(1)	1	6.2		5.5	1.3	5.1	ns

(1) This information was not available at the time of publication.

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAMET	ER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Power dissipation	All outputs enabled	$C_1 = 50 \text{ pF}$. f = 10 MHz	(1)	37	41	~ [
C _{pd} capacitance		All outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	4	7	р⊦

(1) This information was not available at the time of publication.



SCAS570I-MARCH 1996-REVISED AUGUST 2004




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SN74ALVCH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS570I-MARCH 1996-REVISED AUGUST 2004




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PL7} and t_{PH7} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SCAS570I-MARCH 1996-REVISED AUGUST 2004



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns. t_f ≤ 2.5 ns.
D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{P71} and t_{P7H} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
74ALVCH162260DLRG4	Active	Production	SSOP (DL) 56	1000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
74ALVCH162260DLRG4.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
74ALVCH162260GRG4	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
74ALVCH162260GRG4.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
SN74ALVCH162260DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
SN74ALVCH162260DL.B	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
SN74ALVCH162260DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
SN74ALVCH162260DLR.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
SN74ALVCH162260GR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260
SN74ALVCH162260GR.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162260

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

PACKAGE OPTION ADDENDUM

17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCH162260DLRG4	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
74ALVCH162260GRG4	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74ALVCH162260DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ALVCH162260GR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVCH162260DLRG4	SSOP	DL	56	1000	356.0	356.0	53.0
74ALVCH162260GRG4	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74ALVCH162260DLR	SSOP	DL	56	1000	356.0	356.0	53.0
SN74ALVCH162260GR	TSSOP	DGG	56	2000	356.0	356.0	45.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH162260DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ALVCH162260DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated