









SN74AHCT1G14

# SN74AHCT1G14 シングル・シュミット・トリガ・インバータ・ゲート

# 1 特長

- 動作範囲:4.5V~5.5V
- 最大 t<sub>nd</sub>:8ns (5V 時)
- 低消費電力、最大 I<sub>CC</sub>: 1μA
- 5V で ±8mA の出力駆動能力
- 入力は TTL 電圧互換
- JESD 17 準拠で 250mA 超のラッチアップ性能

# 2 アプリケーション

- デジタル信号のイネーブルまたはディセーブル
- インジケータ LED の制御
- 通信モジュールとシステム・コントローラの間の変換

# 3 概要

SN74AHCT1G14 には 1 つのインバータ ゲートが搭載さ れています。このデバイスは、ブール関数 Y = Ā を実行し

#### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)	本体サイズ <sup>(3)</sup>
SN74AHCT1G14	DBV (SOT-23, 5)	2.9mm × 2.8mm	2.9mm × 1.6mm
31174411011014	DCK (SC-70, 5)	2.00mm × 1.25mm	2.00mm × 1.25mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値で、該当する場合はピンも 含まれます。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。



論理図 (正論理)

English Data Sheet: SCLS322




# **Table of Contents**

1
1
1
3
4
4
4
4
5
6
7
8
9
9
9
9

o Application and implementation	10
8.1 Application Information	10
8.2 Typical Application	10
8.3 Power Supply Recommendations	12
8.4 Layout	1 <mark>2</mark>
9 Device and Documentation Support	14
9.1 Documentation Support (Analog)	14
9.2ドキュメントの更新通知を受け取る方法	14
9.3 サポート・リソース	14
9.4 Trademarks	
9.5 静電気放電に関する注意事項	14
9.6 用語集	14
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	15



# **4 Pin Configuration and Functions**



NC - No internal connection

See セクション 11 for dimensions.

# 図 4-1. DBV or DCK Package 5-Pin SOT-23 or SC70 (Top View)

表 4-1. Pin Functions

	PIN		PIN TYPE <sup>(1)</sup>		DESCRIPTION		
NO.	NAME	IIFE\/	DESCRIP HON				
1	NC	_	No connect				
2	A	I	Data Input				
3	GND	_	Ground				
4	Y	0	Data Output				
5	V <sub>CC</sub>	_	Power				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



## **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V	
V <sub>O</sub> <sup>(2)</sup>	Output voltage range			-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)			-20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$			±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$			±25	mA
	Continuous current through V <sub>CC</sub> or GND				±50	mA
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **5.2 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
VI	Input voltage	0	5.5	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 5.3 Thermal Information

		SN74AH	CT1G14	
THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278	289.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



## **5.4 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP	MAX	UNIT
			T <sub>A</sub> = 25°C		0.9		2	
			T <sub>A</sub> = -40°C to 85°C	4.5 V	0.9			
\			T <sub>A</sub> = -40°C to 125°C		0.9		2	V
$V_{T+}$	Positive-going input threshold voltage		T <sub>A</sub> = 25°C		1.1		2	V
			T <sub>A</sub> = -40°C to 85°C	5.5 V	1.1			
			T <sub>A</sub> = -40°C to 125°C		1.1		2	
			T <sub>A</sub> = 25°C		0.5		1.6	
			T <sub>A</sub> = -40°C to 85°C	4.5 V	0.5			
	Negative gains input threehold veltage		T <sub>A</sub> = -40°C to 125°C		0.5		1.6	V
V <sub>T</sub>	Negative-going input threshold voltage		T <sub>A</sub> = 25°C		0.6		1.5	V .
			T <sub>A</sub> = -40°C to 85°C	5.5 V	0.6			
			T <sub>A</sub> = -40°C to 125°C		0.6		1.5	
			T <sub>A</sub> = 25°C	4.5 V	0.4		1.4	- V
			T <sub>A</sub> = -40°C to 85°C		0.4			
A\/			T <sub>A</sub> = -40°C to 125°C		0.4		1.4	
$\Delta V_T$	Hysteresis (VT+ – VT-)		T <sub>A</sub> = 25°C		0.5		1.6	
			T <sub>A</sub> = -40°C to 85°C	5.5 V	0.4			
			T <sub>A</sub> = -40°C to 125°C		0.5		1.6	
			T <sub>A</sub> = 25°C		4.4	4.5		
		I <sub>OH</sub> = -50 mA	T <sub>A</sub> = -40°C to 85°C		4.4			
V	High level output voltage		T <sub>A</sub> = -40°C to 125°C	4514	4.4			- V
V <sub>OH</sub>			T <sub>A</sub> = 25°C	4.5 V	3.94			
		I <sub>OH</sub> = -8 mA	T <sub>A</sub> = -40°C to 85°C		3.88			
			T <sub>A</sub> = -40°C to 125°C		3.7			

5



over operating free-air temperature range (unless otherwise noted) (1)

PARAMETER		TEST CONDITION	TEST CONDITIONS			P MAX	UNIT	
			T <sub>A</sub> = 25°C			0.1		
		I <sub>OL</sub> = 50 mA	T <sub>A</sub> = -40°C to 85°C			0.1		
V	Low level output voltage		T <sub>A</sub> = -40°C to 125°C	4.5 V		0.1	V	
V <sub>OL</sub>	Low level output voltage		T <sub>A</sub> = 25°C	4.5 V		0.36	, v	
		I <sub>OL</sub> = 8 mA	T <sub>A</sub> = -40°C to 85°C			0.44		
			T <sub>A</sub> = -40°C to 125°C			0.55		
			T <sub>A</sub> = 25°C	5.5 V		±0.1	μΑ	
l <sub>l</sub>	Input leakage current	V <sub>I</sub> = 5.5 V or GND	T <sub>A</sub> = -40°C to 85°C			±1		
			T <sub>A</sub> = -40°C to 125°C			±1		
			T <sub>A</sub> = 25°C			1	μΑ	
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	T <sub>A</sub> = -40°C to 85°C	5.5 V		10		
			T <sub>A</sub> = -40°C to 125°C			10		
			T <sub>A</sub> = 25°C	5 V		2 10	pF	
Ci	Input Capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	T <sub>A</sub> = -40°C to 85°C			10		
			T <sub>A</sub> = -40°C to 125°C			10		

<sup>(1)</sup> Recommended  $T_A = -40^{\circ}C$  to  $125^{\circ}C$ 

# **5.5 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				T <sub>A</sub> = 25°C		4	7	
t <sub>PLH</sub>				$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	1		8	
	A	Y	C = 15 pF	T <sub>A</sub> = -40°C to 125°C	1		9	
	A	Ť	C <sub>L</sub> = 15 pF	T <sub>A</sub> = 25°C		4	7	ns
t <sub>PHL</sub>			T <sub>A</sub> = -40°C to 85°C	1		8		
				T <sub>A</sub> = -40°C to 125°C	1		9	
			0 50 5	T <sub>A</sub> = 25°C		5.5	8	
t <sub>PLH</sub>				T <sub>A</sub> = -40°C to 85°C	1		9	
	A	Y		T <sub>A</sub> = -40°C to 125°C	1		10	
		ľ	$C_L = 50 \text{ pF}$	T <sub>A</sub> = 25°C		5.5	8	ns
t <sub>PHL</sub>				T <sub>A</sub> = -40°C to 85°C	1		9	
			T <sub>A</sub> = -40°C to 125°C	1		10		



# **5.6 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load, f = 1 MHz	12	pF

1

Product Folder Links: SN74AHCT1G14



### **6 Parameter Measurement Information**



- A. C<sub>1</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

図 6-1. Load Circuit and Voltage Waveforms

Product Folder Links: SN74AHCT1G14

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



# 7 Detailed Description

## 7.1 Overview

The SN74AHCT1G14 contains a single inverter gate. The device performs the Boolean function  $Y = \overline{A}$ .

The device functions as an independent inverter gate, but because of the Schmitt action, gates may have different input threshold levels for positive-  $(V_{T+})$  and negative-going  $(V_{T-})$  signals.

## 7.2 Functional Block Diagram



#### 7.3 Device Functional Modes

INPUTS <sup>(1)</sup>	OUTPUT <sup>(2)</sup>
Α	Y
Н	L
L	Н

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

## 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

In this application, three 2-input AND gates are combined to produce a 4-input AND gate function as shown in Typical Application Block Diagram. The fourth gate can be used for another application in the system, or the inputs can be grounded and the channel left unused.

The SN74AHCT1G14 is used to directly control the RESET pin of a motor controller. The controller requires four input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 4-input AND gate function combines the four individual reset signals into a single active-low reset signal.

## 8.2 Typical Application




図 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the maximum static supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHCT1G14 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74AHCT1G14 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74AHCT1G14 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OL}$ . When outputting in the HIGH state, the output

Copyright © 2024 Texas Instruments Incorporated

voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in the *CMOS Power Consumption* and *Cpd Calculation* application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

#### 注意

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHCT1G14 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

## 8.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V<sub>OL</sub> specification in the *Electrical Characteristics*.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

English Data Sheet: SCLS322



#### 8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHCT1G14 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ , so that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 8.2.3 Application Curves




図 8-2. Application Timing Diagram

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{\rm CC}$ , whichever makes more sense for the logic function or is more convenient.

Product Folder Links: SN74AHCT1G14

Copyright © 2024 Texas Instruments Incorporated

## 8.4.2 Layout Example




図 8-3. Example Layout for the SN74AHCT1G14

13

Product Folder Links: SN74AHCT1G14



## 9 Device and Documentation Support

## 9.1 Documentation Support (Analog)

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

#### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision Q (October 2023) to Revision R (February 2024)	Page
- 「パッケージ情報」表に本体サイズを追加	1
• Updated RθJA values: DBV = 206 to 278, all values in °C/W	4
Changes from Revision P (June 2013) to Revision Q (October 2023)	Page
Changes from Revision P (June 2013) to Revision Q (October 2023)  • 「アプリケーション」セクション、「パッケージ情報」の表、「ピン機能」の表、「熱に関する情報」の表、「	
	デバイスの機能モ
<ul><li>「アプリケーション」セクション、「パッケージ情報」の表、「ピン機能」の表、「熱に関する情報」の表、「</li></ul>	「デバイスの機能モ /ョン、「メカニカ

Copyright © 2024 Texas Instruments Incorporated



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

Product Folder Links: SN74AHCT1G14

www.ti.com

4-Jun-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74AHCT1G14DBVRE4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	(B143, B14G, B14L, B14S)
74AHCT1G14DBVRE4.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(B143, B14G, B14L, B14S)
74AHCT1G14DBVRG4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B14G
74AHCT1G14DBVRG4.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B14G
74AHCT1G14DBVTE4	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B14G
74AHCT1G14DBVTG4.A	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B14G
74AHCT1G14DCKTE4	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BF3
74AHCT1G14DCKTG4	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BF3
74AHCT1G14DCKTG4.A	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BF3
SN74AHCT1G14DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(36DH, 3CAF, B143, B14G, B14J, B 14L, B14S)
SN74AHCT1G14DBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(36DH, 3CAF, B143, B14G, B14J, B 14L, B14S)
SN74AHCT1G14DBVT	Obsolete	Production	SOT-23 (DBV)   5	-	-	Call TI	Call TI	-40 to 125	(B143, B14G, B14J, B14S)
SN74AHCT1G14DCK3	Last Time Buy	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SNBI	Level-1-260C-UNLIM	-40 to 125	BFY
SN74AHCT1G14DCK3.A	Last Time Buy	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SNBI	Level-1-260C-UNLIM	Level-1-260C-UNLIM -40 to 125	
SN74AHCT1G14DCKR	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(1QN, BF3, BFG, BF J, BFL, BFS)
SN74AHCT1G14DCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(1QN, BF3, BFG, BF J, BFL, BFS)
SN74AHCT1G14DCKRG4.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BF3
SN74AHCT1G14DCKT	Obsolete	Production	SC70 (DCK)   5	-	-	Call TI	Call TI	-40 to 125	(BF3, BFG, BFJ, BF S)

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

# PACKAGE OPTION ADDENDUM

www.ti.com 4-Jun-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHCT1G14:

Automotive: SN74AHCT1G14-Q1


NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Jul-2025

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHCT1G14DBVRE4	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
74AHCT1G14DBVRE4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHCT1G14DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHCT1G14DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHCT1G14DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHCT1G14DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3




www.ti.com 17-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AHCT1G14DBVRE4	SOT-23	DBV	5	3000	202.0	201.0	28.0
74AHCT1G14DBVRE4	SOT-23	DBV	5	3000	180.0	180.0	18.0
74AHCT1G14DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
74AHCT1G14DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHCT1G14DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
SN74AHCT1G14DCKR	SC70	DCK	5	3000	210.0	185.0	35.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated