









SN74AHC1G86-Q1

JAJSHF3B - APRIL 2011 - REVISED FEBRUARY 2024

SN74AHC1G86-Q1 車載向けシングル 2 入力排他 OR ゲート

1 特長

- 車載アプリケーション認定済み
- 以下の結果で AEC-Q100 認定済み:
 - ±4000V 人体モデル (HBM) ESD 分類レベル 3A
 - ±1000V 荷電デバイス モデル (CDM) ESD 分類レ ベル C5
- 動作範囲:2V~5.5V
- 最大 t_{pd} 10ns (5V 時)
- 低い消費電力、最大 I_{CC}: 10μA
- 5V で ±8mA の出力駆動能力
- 全入力でのシュミット トリガ アクションにより、低速の入 力立ち上がり/立ち下がり時間を許容

2 アプリケーション

- ワイヤレス ヘッドセット
- モータ駆動および制御
- テレビ
- セットトップ ボックス
- オーディオ

3 概要

SN74AHC1G86-Q1 はシングル 2 入力排他的 OR ゲー トです。デバイスは、ブール関数 $Y = A \oplus B$ または Y=ĀB + AB を正論理で実行します。


一般的な用途は"真/補"素子です。一方の入力が Low の ときは、他方の入力がそのまま出力されます。一方の入力 が High のときは、他方の入力の信号が反転して出力され ます。

パッケージ情報

部品番号	パッケージ(1)	パッケージ サイズ ⁽²⁾	本体サイズ ⁽³⁾
SN74AHC1G86-Q1	DBV (SOT-23, 5)	2.90mm × 2.8mm	2.90mm x 1.60mm

- (1) 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。
- 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。

EXCLUSIVE OR



Copyright © 2017, Texas Instruments Incorporated

機能ブロック図

English Data Sheet: SCLS723



Table of Contents

1 特長	1
2 アプリケーション	1
3 概要	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	
5.5 Electrical Characteristics	
5.6 Switching Characteristics, V _{CC} = 3.3V ±0.3V	5
5.7 Switching Characteristics, V _{CC} = 5V ±0.5 V	5
5.8 Operating Characteristics	6
5.9 Typical Characteristics	6
6 Parameter Measurement Information	<mark>7</mark>
7 Detailed Description	8
7.1 Overview	8
7.2 Functional Block Diagram	8

7.3 Feature Description	8
7.4 Device Functional Modes	
8 Application and Implementation	10
8.1 Application Information	
8.2 Typical Application	10
8.3 Power Supply Recommendations	11
8.4 Layout	11
9 Device and Documentation Support	13
9.1 Community Resources	13
9.2ドキュメントの更新通知を受け取る方法	13
9.3 サポート・リソース	13
9.4 Trademarks	
9.5 静電気放電に関する注意事項	13
9.6 用語集	13
10 Revision History	13
11 Mechanical, Packaging, and Orderable	
Information	14



4 Pin Configuration and Functions




図 4-1. DBV Package 5-Pin SOT-23 Top View

表 4-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	A	I	Input A
2	В	ı	Input B
3	GND	_	Ground
4	Y	0	Output Y
5	V _{CC}	_	Positive Supply



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range applied in the high- or low-state ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V _I < 0V)		-20	V
I _{OK}	Output clamp current	$(V_O < 0V \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	(V _O = 0V to V _{CC})		±25	mA
	Continuous current through V _{CC} or GND		±50	mA	
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	,

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2V	1.5		
V _{IH}	High-level input voltage	V _{CC} = 3V	2.1		V
		V _{CC} = 5.5V	3.85		
		V _{CC} = 2V		0.5	
V _{IL}	Low-level input voltage	V _{CC} = 3V		0.9	V
		V _{CC} = 5.5V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
	High-level output current	V _{CC} = 2V		-50	μA
I _{OH}		$V_{CC} = 3.3V \pm 0.3V$		-4	mA
		$V_{CC} = 5V \pm 0.5V$		-8	
		V _{CC} = 2V		50	μΑ
I _{OL}	Low-level output current	$V_{CC} = 3.3V \pm 0.3V$		4	mA
		$V_{CC} = 5V \pm 0.5V$		8	ША
Δt/ΔV	Input transition rise or fall rate	V _{CC} = 3.3V ±0.3V		100	ns/V
ΔΨΔΥ	Input transition rise or fall rate	V _{CC} = 5V ±0.5V		20	115/ V
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

4

Product Folder Links: SN74AHC1G86-Q1

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.4 Thermal Information

		SN74AHC1G86-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	278	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	180.5	°C/W
R _{0JB}	Junction-to-board thermal resistance	184.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	115.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	183.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			MIN	MAY	UNIT
		V _{cc}	MIN	TYP	MAX	IVIIIN	MAX	UNIT
		2V	1.9	2		1.9		
	$I_{OH} = -50\mu A$	3V	2.9	3		2.9		
V_{OH}		4.5V	4.4	4.5		4.4		V
	I _{OH} = -4mA	3V	2.58			2.48		
	I _{OH} = -8mA	4.5V	3.94			3.8		
		2V			0.1		0.1	
	$I_{OL} = 50\mu A$	3V			0.1		0.1	
V_{OL}		4.5V		,	0.1	,	0.1	V
	I _{OL} = 4mA	3V		,	0.36		0.44	
	I _{OL} = 8mA	4.5V			0.36		0.44	
I _I	V _I = 5.5V or GND	0V to 5.5V			±0.1		±1	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$ A	5.5V			1		10	μA
Cı	V _I = V _{CC} or GND	5V		4	10	,	10	pF

5.6 Switching Characteristics, $V_{CC} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range, V_{CC} = 3.3V ±0.3V, T_A = -40°C to 125°C, see Load Circuit and Voltage Waveforms

PARAMETER	FROM	то	LOAD CAPACITANCE	T _A	= 25°C		MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	IVIIIV	IVIAA	ONII
t _{PLH}	A or B	V	C _L = 50pF		9.5	14.5	1	16.5	ns
t _{PHL}		1	О_ – Зорг		9.5	14.5	1	16.5	115

5.7 Switching Characteristics, $V_{CC} = 5V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5V ±0.5V, T_A = -40°C to 125°C, see Load Circuit and Voltage Waveforms

PARAMETER	FROM	то	LOAD	T _A	= 25°C		MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
t _{PLH}	A or B	V	C _L = 50pF		6.3	8.8	1	10	ns
t _{PHL}		,	OL – 30pr		6.3	8.8	1	10	115





5.8 Operating Characteristics

 V_{CC} = 5V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load, f = 1MHz	18	pF


5.9 Typical Characteristics







6 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

図 6-1. Load Circuit and Voltage Waveforms


7 Detailed Description

7.1 Overview

The SN74AHC1G86-Q1 is an automotive qualified device that performs the Boolean function $Y = \overline{A}B + A \overline{B}$ in positive logic. This single 2-input exclusive-OR gate is designed for 2V to 5.5V V_{CC} operation.

A common application is as a true or complementary element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

7.2 Functional Block Diagram



These are five equivalent exclusive-OR symbols valid for an SN74AHC1G86-Q1 gate in positive logic; negation may be shown at any two ports.

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined the in the must be followed at all times.

7.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the . The worst case resistance is calculated with the maximum input voltage, given in the , and the maximum input leakage current, given in the , using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.3 Clamping Diodes

The inputs have negative clamping diodes, and the outputs have positive and negative clamping diodes as depicted in \boxtimes 7-1.

注意

Voltages beyond the values specified in the table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




図 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.4 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the .

7.4 Device Functional Modes

表 7-1 lists the functional modes of the SN74AHC1G86-Q1 device.

表 7-1. Function Table

INP	UTS	OUTPUT				
Α	В	Y				
L	L	L				
L	Н	Н				
Н	L	Н				
Н	Н	L				



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The SN74AHC1G86-Q1 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5V at any valid V_{CC} making it ideal for down translation.

8.2 Typical Application




図 8-1. Typical Application Schematic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see Δt/ΔV in the table.
 - For specified High and low levels, see V_{IH} and V_{II} in the table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5V at any valid V_{CC}.
- 2. Recommended Output Conditions
 - · Load currents should not exceed 8mA per output.
 - Outputs should not be pulled above V_{CC}.

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SCLS723

8.2.3 Application Curve




図 8-2. Switching Characteristics Comparison

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the table.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1\mu F$ is recommended. If there are multiple V_{CC} pins, $0.01\mu F$ or $0.022\mu F$ is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A $0.1\mu F$ and $1\mu F$ are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

Even low data rate digital signals can have high frequency signal components due to fast edge rates. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



8.4.2 Layout Example




図 8-3. Trace Example

9 Device and Documentation Support

9.1 Community Resources

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	Changes from Revision A (May 2019) to Revision B (February 2024)	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	Updated thermal values for DBV package from RθJA = 224.1 to 278, RθJC(top) = 152.8 to 180.5, RθJE	3 =
	131.8 to 184.4, ΨJT = 65.7 to 115.4, ΨJB = 131.0 to 183.4, RθJC(bot) = N/A, all values in °C/W	5

С	hanges from Revision * (April 2011) to Revision A (May 2019)	Page
•	「特長」セクションを変更	1
•	「アプリケーション」セクションを追加	
	「概要」セクションを変更	
•	Changed Pin Configuration and Functions section	3
•	Added T _J spec to Absolute Maximum Ratings table	4
•	Changed T _{stq} to -65° (min) and 150°C (max) from -40°C (min) and 125°C (max)	4
•	Added ESD Ratings table	4
•	Added Thermal Information table	5
•	Added Typical Characteristics section	6
•	Added Application and Implementation section	10

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SCLS723

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74AHC1G86QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(39KH, ACYU)
SN74AHC1G86QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(39KH, ACYU)

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G86-Q1:

Catalog: SN74AHC1G86

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

● Enhanced Product : SN74AHC1G86-EP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Apr-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G86QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Apr-2025



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AHC1G86QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0	



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated