- Controlled Baseline
   One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- <sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### description/ordering information

The SN74AC74 is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.

### **ORDERING INFORMATION**

TA	PACKAGE	±‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC – D	Tape and reel	SN74AC74MDREP	SAC74MEP

‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	F	UNCTIO	N TABL	E	
	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н§	Н§
Н	Н	$\uparrow$	Н	Н	L
Н	Н	$\uparrow$	L	L	Н
н	н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$

#### S This configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated


- 2-V to 6-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 6 V
- Max t<sub>pd</sub> of 10 ns at 5 V

D PACKAGE (TOP VIEW)									
1CLR 1D 1CLK 1PRE 1Q GND	1 2 3 4 5 6 7	υ	14 13 12 11 10 9 8	V <sub>CC</sub>   2CLR   2D   2CLK   2PRE   2Q   2Q					

SCAS721 - OCTOBER 2003

SCAS721 - OCTOBER 2003

### logic diagram, each flip-flop (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	86°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	6	V
		$V_{CC} = 3 V$	2.1		
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		
		$V_{CC} = 3 V$		0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 3 V$		-12	
IOH	High-level output current	$V_{CC} = 4.5 V$		-24	mA
		V <sub>CC</sub> = 5.5 V		-24	
		$V_{CC} = 3 V$		12	
IOL	Low-level output current	$V_{CC} = 4.5 V$		24	mA
	V <sub>CC</sub> = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate			8	ns/V
Тд	Operating free-air temperature		-55	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			Т	A = 25°C	;				
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	UNIT	
		3 V	2.9	4.49		2.9			
VOH	I <sub>OH</sub> = -50 μA		4.4	5.49		4.4			
		5.5 V	5.4	5.49		5.4		V	
	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		V	
	10		3.86			3.7			
	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7			
		3 V		0.002	0.1		0.1		
	I <sub>OL</sub> = 50 μA			0.001	0.1		0.1		
		5.5 V		0.001	0.1		0.1	V	
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		
		4.5 V			0.36		0.5		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		
Data pins		5.5 V			±0.1		±1	•	
II Control pins	V <sub>I</sub> = V <sub>CC</sub> or GND				±0.1		±1	μΑ	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		40	μA	
Ci	$V_I = V_{CC}$ or GND	5 V		3				pF	



SCAS721 – OCTOBER 2003

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

						MAX		
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			100		70	MHz	
	Dulas duration	PRE or CLR low	5.5		8			
tw	Pulse duration	CLK	5.5		8		ns	
		Data	4		5			
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup> PRE or CLR in		0		0.5		ns	
t <sub>h</sub>	Hold time, data after CLK↑		0.5		0.5		ns	

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C		MAX		
				MAX	MIN	WAX	UNIT	
fclock	Clock frequency			140		95	MHz	
	Data a davati a	PRE or CLR low	4.5		5.5			
tw	Pulse duration	CLK	4.5		5.5		ns	
		Data	3		4			
<sup>t</sup> su	Setup time, data before CLK1	PRE or CLR inactive	0		0.5		ns	
th	Hold time, data after CLK↑		0.5		0.5		ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	T <sub>A</sub> = 25°C					
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
f <sub>max</sub>			100	125		70		MHz
<sup>t</sup> PLH	PRE or CLR	0.47	3.5	8	12	1	13	
tPHL	PRE OF CLR	Q or Q	4	10.5	12	1	14	ns
<sup>t</sup> PLH	CLK	0.47	4.5	8	13.5	1	17.5	20
<sup>t</sup> PHL	ULK	Q or Q	3.5	8	14	1	13.5	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


	FROM	то	T <sub>A</sub> = 25°C				MAY	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
fmax			140	160		95		MHz
<sup>t</sup> PLH	PRE or CLR	0	2.5	6	9	1	9.5	
<sup>t</sup> PHL	PRE OF GLR	Q or $\overline{Q}$	3	8	9.5	1	10.5	ns
<sup>t</sup> PLH		0	3.5	6	10	1	12	
<sup>t</sup> PHL	CLK	Q or Q	2.5	6	10	1	10	ns

### operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

	PARAMETER	TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	45	pF



SCAS721 - OCTOBER 2003



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74AC74MDREP	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC74MEP
SN74AC74MDREP.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC74MEP
V62/04617-01XE	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC74MEP

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AC74-EP :

Catalog : SN74AC74



www.ti.com

23-May-2025

• Military : SN54AC74

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal													
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
SN74AC74MDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1	l



www.ti.com

## PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC74MDREP	SOIC	D	14	2500	353.0	353.0	32.0

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated