www.ti.com

SCBS810-MARCH 2006

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™
 Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 5 V, T_Δ = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–24-mA I_{OH}, 48-mA I_{OL})
- Plastic 300-mil Shrink Small-Outline (DL)
 Package
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold-compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DL PACKAGE (TOP VIEW)

		-				
1 <u>0E</u> [1	U	48	b	1LE	
1Q1 [2		47		1D1	
1Q2 [3		46		1D2	
GND [4		45		GND)
1Q3 [5		44		1D3	
1Q4 [6		43		1D4	
V _{CC} [7		42		V_{CC}	
1Q5 [8		41		1D5	
1Q6 [9		40		1D6	
GND [10		39		GND)
1Q7 [11		38	р	1D7	
1Q8 [12		37		1D8	
2Q1 [13		36		2D1	
2Q2 [14		35	П	2D2	
GND [15		34		GND)
2Q3 [16		33		2D3	
2Q4 [17		32	Д	2D4	
V _{CC}	18		31	Д	V_{CC}	
2Q5 [19		30		2D5	
2Q6 [20		29	0	2D6	
GND [21		28	Ц	GND)
2Q7 [22		27	Ц	2D7	
2Q8 [23		26	П	2D8	
2 0E [24		25	П	2LE	

DESCRIPTION/ORDERING INFORMATION

The SN74ABT16373A-EP is a 16-bit transparent D-type latch with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The SN74ABT16373A-EP is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

ORDERING INFORMATION

T _A	PACKAG	iE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-55°C to 125°C	SSOP - DL	Tape and reel	CABT16373AMDLREP	ABT16373AMEP	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB are trademarks of Texas Instruments.

SCBS810-MARCH 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74ABT16373A-EP can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16373A-EP is characterized for operation from -55°C to 125°C.

FUNCTION TABLE (each 8-bit section)


	INPUTS	OUTPUT	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	Q_0
Н	X	X	Z






(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)









Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_{I}	Input voltage range (2)	-0.5	7	V	
Vo	Voltage range applied to any output in the high or power-off s	-0.5	5.5	V	
Io	Current into any output in the low state			96	mA
I_{IK}	Input clamp current V	′ ₁ < 0		-18	mA
I _{OK}	Output clamp current V	′ ₀ < 0		-50	mA
θ_{JA}	Package thermal impedance ⁽³⁾				°C/W
T _{stg}	Storage temperature range	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		4.5	5.5	V
V_{IH}	High-level input voltage		2		V
V _{IL}	Low-level input voltage			0.8	V
VI	Input voltage		0	V_{CC}	V
I _{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		μs/V
T _A	Operating free-air temperature		-55	125	°C

⁽¹⁾ Unused inputs must be held high or low to prevent them from floating.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD 51.

SCBS810-MARCH 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	-	EST CONDITIONS		T _A	= 25°C		MIN	MAY	UNIT
	PARAMETER	11	EST CONDITIONS		MIN TY	(P ⁽¹⁾	MAX	IVIIIVI	WAA	UNII
V_{IK}		$V_{CC} = 4.5 \text{ V},$	$I_1 = -18 \text{ mA}$				-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		
V_{OH}		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$		3			3		V
		$V_{CC} = 4.5 V,$	$I_{OH} = -24 \text{ mA}$		2			2		
V_{OL}		$V_{CC} = 4.5 V,$	$I_{OL} = 48 \text{ mA}$				0.55		0.55	V
V _{hys}						100				mV
I		$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND				±1		±1	μΑ
I _{OZPU} (2	2)	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_O = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50	μΑ
I _{OZPD} (2	2)	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50	μΑ
I _{OZH}		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 2.7 V,	OE ≥ 2 V			10		10	μΑ
I _{OZL}		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 0.5 V,	OE ≥ 2 V			-10		-10	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$				±100			μΑ
I _{CEX}	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V				50		50	μΑ
I _O ⁽³⁾		$V_{CC} = 5.5 V,$	$V_0 = 2.5 \text{ V}$		-50 -	-100	-180	-50	-180	mA
	Outputs high						2		2	
I_{CC}	Outputs low	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$	$V_I = V_{CC}$ or GND				85		85	mA
	Outputs disabled						2		2	
ΔI _{CC} ⁽⁴⁾		$V_{CC} = 5.5 \text{ V}$, One input Other inputs at V_{CC} or	t at 3.4 V, GND				1.5		1.5	mA
C _i		V _I = 2.5 V or 0.5 V				3.5				pF
Co		V _O = 2.5 V or 0.5 V				9.5				pF


Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C		MIN	MAX	UNIT
		MIN	MAX			
t _w	Pulse duration, LE high	3.3		3.3		ns
t _{su}	Setup time, data before LE↓	1.5		2.4		ns
t _h	Hold time, data after LE↓	1		2.2		ns

All typical values are at $V_{\rm CC}$ = 5 V. This parameter is characterized, but not production tested.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.






Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _C	V _{CC} = 5 V, T _A = 25°C				UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
t _{PLH}	- D	0	1.4	3.7	5.3	1.4	6.5	
t _{PHL}	D	Q	2	4	5.4	2	6.5	ns
t _{PLH}	LE	E Q	1.7	4.1	5.7	1.7	7	20
t _{PHL}	LE		2.3	4.3	5.6	2.3	6.3	ns
t _{PZH}	- OE	Q	1.1	3.4	5	1.1	6.4	
t _{PZL}	OE	Q	1.5	3.5	4.9	1.5	5.8	ns
t _{PHZ}	- ŌĒ	0	2.4	5.1	7.1	2.4	8.3	
t _{PLZ}	OE	Q	1.6	4.4	6.3	1.6	8	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION




Figure 2. CABT16373AMDLREP Operating Life Derating Chart

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CABT16373AMDLREP	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ABT16373AMEP
V62/06628-01XE	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ABT16373AMEP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74ABT16373A-EP:

Catalog: SN74ABT16373A

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Military: SN54ABT16373A


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CABT16373AMDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CABT16373AMDLREP	SSOP	DL	48	1000	356.0	356.0	53.0	

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025