

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

## Low-Power 3.3V-Supply Full-Duplex RS-485 Driver/Receiver

Check for Samples: SN65HVD37

### **FEATURES**


- Low-Current Standby Mode: <1 µA Typical</li>
- Operational Quiescent Current < 1 mA</li>
- High Receiver Hysteresis for Noise Immunity (60 mV Typical)
- 1/8 Unit-Load (Up to 256 Nodes on the Bus)
- Bus-pin ESD Protection Exceeds 15 kV HBM
- Driver Output Transition Times Optimized for Signaling Rate up to 20 Mbps
- Glitch-Free Power-Up and Power-Down
  Protection for Hot-Plugging Applications
- 5V-Tolerant Logic Inputs
- · Bus Idle, Open, and Short-Circuit Failsafe
- Driver Current Limiting and Thermal Shutdown
- Fully Meets All TIA-485-A Specifications

### **APPLICATIONS**


- Telecommunications Equipment
- Industrial Automation
- Process Automation
- Building Automation
- Point-of-Sale (POS) Terminals
- Improved Replacement for ADM3076, ADM3491, LTC2852, MAX3491 and SP3491


### DESCRIPTION

The SN65HVD37 combines a robust differential driver and a receiver with high noise immunity for demanding industrial applications. The driver differential outputs and the receiver differential inputs are separate pins, to form a bus port for full-duplex (four-wire) communications. The driver and receiver can be independently enabled, and feature a wide common-mode voltage range, making this device suitable for multi-point applications over long cable runs. The SN65HVD37 is characterized over the temperature range of -40°C to 85 °C.



### LOGIC DIAGRAM (POSITIVE LOGIC)







**A** 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN65HVD37

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

			VALUE/UNITS			
V <sub>CC</sub>	Supply voltage		–0.5 V to 7 V			
	Voltage range at A, B	B, Y, Z pins	–13 V to 13 V			
	Input voltage range a	–0.3 V to 5.7 V				
	Voltage range, transie	ent pulse, A, B, Y, Z, through 100Ω	–25 V to 25 V			
	Receiver output curre	-24 mA to 24 mA				
TJ	Junction temperature		170°C			
	Continuous total power	er dissipation	(see Thermal Table)			
	IEC 60749-26 ESD	(Human Body Model), bus terminals and GND	±16 kV			
	JEDEC Standard 22	Test Method A114 (Human Body Model), all pins	±5 kV			
	JEDEC Standard 22	Test Method C101 (Charged Device Model), all pins	±1.5 kV			
	JEDEC Standard 22	Test Method A115 (Machine Model), all pins	±150 V			

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### THERMAL INFORMATION

		SN65HVD37	
	THERMAL METRIC <sup>(1)</sup>	D	UNITS
		14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	79.3	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	44.8	
$\theta_{JB}$	Junction-to-board thermal resistance	33.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	13.3	
$\Psi_{JB}$	Junction-to-board characterization parameter	33.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### **RECOMMENDED OPERATING CONDITIONS**

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage <sup>(1)</sup>		3	3.3	3.6	V
VI	Input voltage at a	any bus terminal (separately or common mode) <sup>(2)</sup>	-7		12	V
V <sub>IH</sub>	High-level input v	voltage (Driver, driver enable, and receiver enable inputs)	2		VCC	V
$V_{\text{IL}}$	Low-level input v	oltage (Driver, driver enable, and receiver enable inputs)	0		0.8	V
V <sub>ID</sub>	Differential input	voltage	–12		12	V
	Output current	Driver	-60		60	~ ^
I <sub>O</sub>		Receiver	8		8	mA
$R_L$	Differential load r	esistance	54	60		Ω
CL	Differential load of	capacitance		50		pF
	Signaling rate	HVD37			20	Mbps
T <sub>A</sub>	Operating free-ai	r temperature (See application section for thermal information)	-40		85	°C
TJ	Junction Temper	ature	-40		150	°C

(1) Both pins 13 and 14 should be connected to the supply voltage; both pins 6 and 7 should be connected to ground.

(2) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



### ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONE	MIN	TYP	MAX	UNIT	
			See Figure 1, $R_L$ = 60 $\Omega$ , $V_{CC} \ge 3.15$ V, 375 $\Omega$ on each output to -7 V to 12 V				
V <sub>OD</sub>	Driver differential output voltage magnitude	R <sub>L</sub> = 54 Ω (RS-485)		1.5	2		V
	magnitude	$R_L$ = 100 Ω (RS-422), T <sub>J</sub> ≥ 25°C, V <sub>CC</sub> ≥ 3.3 V	See Figure 3	2	2.2		V
Δ V <sub>OD</sub>	Change in magnitude of driver differential output voltage	$R_L = 54 \ \Omega, \ C_L = 50 \ pF$		-0.1	0	0.1	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage			1.5	V <sub>CC</sub> /2	2.5	V
ΔV <sub>OC</sub>	Change in differential driver output common-mode voltage	Center of two 27- $\Omega$ load resistors, C <sub>L</sub> = 50 pF	See Figure 3	-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak driver common-mode output voltage				400		mV
C <sub>ID</sub>	Differential input capacitance	А, В		3		pF	
C <sub>OD</sub>	Differential output capacitance	Y, Z			14		pF
V <sub>IT+</sub>	Positive-going receiver differential input voltage threshold			See (1)	-60	-20	mV
V <sub>IT-</sub>	Negative-going receiver differential input voltage threshold		-200	-120	See (1)	mV	
V <sub>HYS</sub>	Receiver differential input voltage threshold hysteresis ( $V_{IT+} - V_{IT-}$ )			30	60		mV
V <sub>OH</sub>	Receiver high-level output voltage	I <sub>OH</sub> = -8 mA		2.4	V <sub>CC</sub> - 0.3		V
V <sub>OL</sub>	Receiver low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.2	0.4	V
I <sub>I</sub>	Driver input, driver enable, and receiver enable input current			-2		2	μA
I <sub>OZ</sub>	Receiver output high-impedance current	$V_0 = 0 V \text{ or } V_{CC}, \overline{RE} \text{ at } V_{CC}$		–1		1	μA
l <sub>os</sub>	Driver short-circuit output current			-250		250	mA
	Pup input ourrest (dischlad driver)	$V_{CC}$ = 3 to 3.6 V or	V <sub>I</sub> = 12 V		75	125	
I <sub>I</sub>	Bus input current (disabled driver)	$V_{CC}$ =0 V, DE at 0 V	$V_{I} = -7 V$	-100	-40		μA
		Driver and Receiver enabled	$DE = V_{CC}, RE = GND$		720	850	μA
	Supply aurrent steady state on load	Driver enabled, receiver disabled	$DE=V_{CC},RE=V_{CC}$			400	μA
I <sub>CC</sub>	Supply current, steady-state, no load (quiescent)	Driver disabled, receiver enabled	DE = GND, RE = GND			800	μA
		Driver and receiver disabled (standby)	$\begin{array}{l} DE=GND,D=open,\\ RE=V_{CC} \end{array}$		0.2	1	μA
	Supply current (dynamic)	See "TYPICAL CHARAC	TERISTICS" section				

(1) Under any specific conditions,  $V_{\rm IT+}$  is assured to be at least  $V_{\rm HYS}$  higher than  $V_{\rm IT-}.$ 

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

www.ti.com

NSTRUMENTS

ÈXAS

### SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
DRIVER							
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time		3	6	14		
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pF, Se$	e Figure 4		10	20	ns
t <sub>SK(P)</sub>	Driver pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>				1		
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time	See Figure 5 and Figure 6		20	50	ns	
	Driver enable time	Receiver enabled	See Figure 5 and Figure 6		8	25	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver disabled	er disabled See Figure 5 and Figure 6		2.6	8	μs
RECEIVER							
t <sub>r</sub> , t <sub>f</sub>	Receiver output rise/fall time			2	5	9	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	$C_1 = 15 \text{ pF}, \text{ See Figure 7}$		40	50	75	ns
t <sub>SK(P)</sub>	Receiver pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>			2	5	ns	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Receiver disable time				15	25	ns
t <sub>PZL(1)</sub> , t <sub>PZH(1)</sub> ,		Driver enabled, See Figure 8			35	50	ns
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled, See Figure 8			3	8	μs

### **DRIVER FUNCTION TABLE**

INPUT	ENABLE	OUTPUTS		
D	DE	Y	Z	
н	Н	Н	L	Actively drive bus High
L	Н	L H		Actively drive bus Low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus High by default

### **RECEIVER FUNCTION TABLE**


DIFFERENTIAL INPUT	ENABLE	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V <sub>ID</sub> < V <sub>IT</sub>	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



SLLSE92 A - OCTOBER 2011-REVISED NOVEMBER 2011

www.ti.com

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



	R1/R2	R3
SN65HVD37	18 kΩ	190 kΩ


SLLSE92 A -OCTOBER 2011-REVISED NOVEMBER 2011




www.ti.com

### PARAMETER MEASUREMENT INFORMATION


Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω








### Figure 3. Measurement of Driver Differential and Common-mode Output with RS-485 Load



### Figure 4. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.  $C_1$  includes Fixture and Instrumentation Capacitance


### Figure 5. Measurement of Driver Enable and Disable Times with Active High Output and Pull-down Load



SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

www.ti.com


### PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

C<sub>1</sub> Includes Fixture and Instrumentation Capacitance

### Figure 6. Measurement of Driver Enable and Disable Times with Active Low Output and Pull-up Load









Figure 8. Measurement of Receiver Enable/Disable Times

TEXAS INSTRUMENTS

### SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

www.ti.com



Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated





SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011




Figure 14. Example Full-Duplex Master/Slave Application Circuit

SN65HVD37

SLLSE92 A -OCTOBER 2011-REVISED NOVEMBER 2011

www.ti.com

### **APPLICATION INFORMATION**

### **RECEIVER FAILSAFE**

The differential receiver is "failsafe" to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the HVD37, receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a Low when the  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$  and  $V_{IT-}$  and  $V_{HYS}$ . In the Electrical Characteristics table,  $V_{IT-}$  has a typical value of -120 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of  $V_{IT+}$  is -60mV, and  $V_{IT+}$  is never more positive than -200 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the  $V_{IT+}$  threshold, and the receiver output will be High. Only when the differential input is more negative than  $V_{IT-}$  will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ) as well as the value of  $V_{IT+}$ .

For the HVD37, the typical noise immunity is about 120 mV, which is the negative noise level needed to exceed the  $V_{IT}$  threshold ( $V_{IT}$  TYP = -120 mV). In the worst case, the failsafe noise immunity is never less than 50 mV, which is set by the maximum positive threshold ( $V_{IT+}$  MAX = -20mV) plus the minimum hysteresis voltage ( $V_{HYS}$  MIN = 30 mV).

### HOT-PLUGGING

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. An internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLE, the ENABLE inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

### LOW POWER STANDBY MODE

As is customary with RS-485 devices, the receiver output is directly enabled/disabled by  $\overline{RE}$ , and the driver outputs are directly enabled/disabled by DE.

When both the driver and receiver are disabled, (DE=LO and  $\overline{RE}$ =HI) the receiver differential comparator stage enters a standby mode for reduced power.

When either the Driver or Receiver is enabled, the receiver differential comparator stage is enabled for fast response to signal changes.



SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

### Copyright © 2011, Texas Instruments Incorporated

### **REVISION HISTORY**

# Changes from Original (October 2011) to Revision A Page • Changed the device From: Product Preview To: Production 1

11

Submit Documentation Feedback



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN65HVD37D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37
SN65HVD37D.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37
SN65HVD37DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37
SN65HVD37DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37
SN65HVD37DRG4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37
SN65HVD37DRG4.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

17-Jun-2025



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD37DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD37DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



## PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD37DR	SOIC	D	14	2500	353.0	353.0	32.0
SN65HVD37DRG4	SOIC	D	14	2500	353.0	353.0	32.0

### TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65HVD37D	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD37D.A	D	SOIC	14	50	506.6	8	3940	4.32

## **D0014A**



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



## D0014A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0014A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated