

SN65HVD17xx 障害保護付き RS-485 トランシーバ、 拡張コモンモード・レンジ

1 特長

- バス・ピンのフォルト保護:
 - ±70V 超 ('HVD1785、86、91、92)
 - ±30V 超 ('HVD1787、93)
- 同相電圧範囲 (-20V~25V) が TIA/EIA-485 の要件の 2 倍以上
- バス I/O 保護
 - ±16kV の JEDEC HBM 保護
- ユニット負荷の低減により最大 256 ノードに対応
- 開放、短絡、アイドル・バス状況に対してフェイルセーフなレシーバ
- 低消費電力
 - 低いスタンバイ時消費電流 (標準 1μA)
 - 動作時の静止電流 I_{CC} : 5mA
- パワーアップとパワーダウンのグリッチフリーの動作

2 アプリケーション

- RS-485 および RS-422 ネットワーク用に設計

3 概要

これらのデバイスは、電源への直接短絡、誤配線フォルト、コネクタ障害、ケーブルのクラッシュ、ツールの誤用などの過電圧フォルトに耐えられるよう設計されています。また、ESD イベントにも高い耐性を持ち、人体モデル仕様に対して高いレベルの保護を実現しています。


これらのデバイスは、差動ドライバと差動レシーバを組み合わせたもので、単一電源で動作します。'HVD1785、'HVD1786、および 'HVD1787 では、ドライバの差動出力とレシーバの差動入力が入内部的に接続され、半二重 (2 線式バス) 通信に適したバス・ポートを形成しています。'HVD1793 では、ドライバの差動出力とレシーバの差動入力が入別々のピンで、全二重 (4 線式バス) 通信に適したバス・ポートを形成しています。これらのポートは広い同相電圧範囲を持つため、これらのデバイスは長いケーブルを使用するマルチポイント・アプリケーションに適しています。これらのデバイスは、-40°C~105°C で動作が規定されています。

3.3V 電源動作時の同様の特長については、SN65HVD1781 (SLLS877) を参照してください。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
SN65HVD1785、 SN65HVD1786、 SN65HVD1787	SOIC (8)	4.90mm × 3.91mm
	PDIP (8)	9.81mm × 6.35mm
SN65HVD1791、 SN65HVD1792、 SN65HVD1793	SOIC (14)	8.65mm × 3.91mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



バスから電源への短絡の例



Table of Contents

1 特長.....	1	9.3 Feature Description.....	15
2 アプリケーション.....	1	9.4 Device Functional Modes.....	18
3 概要.....	1	10 Application and Implementation.....	19
4 Revision History.....	2	10.1 Application Information.....	19
5 Product Selection Guide.....	4	10.2 Typical Application.....	19
6 Pin Configuration and Functions.....	4	11 Power Supply Recommendations.....	21
7 Specifications.....	6	12 Layout.....	22
7.1 Absolute Maximum Ratings ⁽¹⁾	6	12.1 Layout Guidelines.....	22
7.2 ESD Ratings.....	6	12.2 Layout Example.....	22
7.3 Recommended Operating Conditions.....	6	13 Device and Documentation Support.....	24
7.4 Thermal Information.....	7	13.1 Documentation Support.....	24
7.5 Electrical Characteristics.....	7	13.2 ドキュメントの更新通知を受け取る方法.....	24
7.6 Thermal Considerations.....	8	13.3 サポート・リソース.....	24
7.7 Switching Characteristics.....	9	13.4 Trademarks.....	24
7.8 Typical Characteristics.....	10	13.5 静電気放電に関する注意事項.....	24
8 Parameter Measurement Information.....	11	13.6 用語集.....	24
9 Detailed Description.....	15	14 Mechanical, Packaging, and Orderable Information.....	24
9.1 Overview.....	15		
9.2 Functional Block Diagram.....	15		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision I (August 2015) to Revision J (March 2023) Page

- 文書全体にわたって表、図、相互参照の採番方法を更新..... 1

Changes from Revision H (February 2010) to Revision I (August 2015) Page

- 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加..... 1

Changes from Revision G (April 2009) to Revision H (February 2010) Page

- データシートのタイトルから「70V」を削除..... 1
- 最初の特長の項目を「バス・ピンのフォルト保護: $\pm 70V$ 超」から「バス・ピンのフォルト保護: $\pm 70V$ 超 ('HVD1785、86、91、92)、 $\pm 30V$ 超 ('HVD1787、93)」に変更..... 1
- Changed Voltage range at A and B inputs in the ABS MAX RATINGS table, adding separate conditions for the different devices..... 6
- Changed From: Voltage input range, transient pulse, A and B, through 100 Ω To: Transient overvoltage pulse through 100 Ω per TIA-485..... 6
- Added the 70-V Fault-Protection section..... 16

Changes from Revision F (November 2008) to Revision G (April 2009) Page

- Added $I_{OH} = -400 \mu A$ conditions and values to the Receiver high-level output voltage..... 7
- Added Receiver enabled $V_{CM} > V_{CC}$ 9
- Added Receiver Failsafe information..... 15
- Changed the *Receiver Failsafe* section..... 16

Changes from Revision E (July 2008) to Revision F (November 2008) Page

- タイトルに「拡張コモンモード・レンジ」を追加..... 1

• Added Receiver enabled $V_{CM} > V_{CC}$ condition and values to the Driver enabled time	9
• Added  7-4	10

Changes from Revision D (June 2008) to Revision E (July 2008)	Page
--	-------------

• Changed - Removed Product Preview label.....	4
• Changed SN65HVD1792 Removed Product Preview label.....	4
• Changed SN65HVD1793 Removed Product Preview label.....	4

Changes from Revision C (March 2008) to Revision D (June 2008)	Page
---	-------------

• 特徴の項目に「パワーアップとパワーダウンのグリッチフリーの動作」を追加.....	1
• Changed (Preview) to part number SN65HVD1791 in the Product Selection Guide.....	4
• Added section - APPLICATION INFORMATION.....	15
• Changed Receiver disabled by default - Enable from X to OPEN. Output from OPEN to Z.....	18

Changes from Revision B (March 2008) to Revision C (March 2008)	Page
--	-------------

• Changed Rec Op Table. Signaling rate, HVD1787, HVD1793 From: 20 Mbps max to 10 Mbps max.....	6
--	---

Changes from Revision A (March 2008) to Revision B (March 2008)	Page
--	-------------

• Added $T_A \leq 85^\circ\text{C}$ and $T_A \leq 105^\circ\text{C}$ conditions and values to the Receiver low-level output voltage.....	7
• Changed the max value for Supply Current (quiescent) Driver and receiver disabled, From 1 μA To 5 μA	7


Changes from Revision * (January 2008) to Revision A (March 2008)	Page
--	-------------

• 特長の項目を「低いスタンバイ時消費電流 (最大 2 μA)」から「低いスタンバイ時消費電流 (標準 1 μA)」に変更.....	1
• Deleted columns to the PRODUCT SELECTION GUIDE for Package Options and Status.....	4
• Added text: For similar features with 3.3 V supply operation.....	4
• Changed the Product Selection Guide Signaling Rate for SN65HVD1787 From 20 Mbps To: 10 Mbps.....	4
• Changed the Product Selection Guide Signaling Rate for SN65HVD1793 From 20 Mbps To: 10 Mbps.....	4
• Deleted The Competitive Comparison table.....	6
• Added $ V_{OD} $ RS-485 with common-mode load $T_A \leq 85^\circ\text{C}$ and $T_A \leq 105^\circ\text{C}$	7
• Changed ΔV_{OC} From min = -0.2 mV and max 0.2 mV To: min = -100 mV and max 100 mV.....	7
• Changed HVD1785/1791 Driver differential output rise/fall time max value From 2.5 μs To: 2.6 μs	9
• Changed HVD1787/1793 Driver differential output rise/fall time max value From 1.5 ns To: 30 ns.....	9
• Changed Receiver propagation delay max value From 50 ns To: 70 ns.....	9
• Changed t_{PLZ} , t_{PHZ} Receiver disable time From 3000 ns To 100 ns.....	9
• Deleted graph DIFFERENTIAL OUTPUT VOLTAGE vs DIFFERENTIAL LOAD CURRENT.....	10

5 Product Selection Guide

PART NUMBER	DUPLEX	SIGNALING RATE	NODES	CABLE LENGTH
SN65HVD1785	Half	115 kbps	Up to 256	1500 m
SN65HVD1786	Half	1 Mbps	Up to 256	150 m
SN65HVD1787	Half	10 Mbps	Up to 64	50 m
SN65HVD1791	Full	115 kbps	Up to 256	1500 m
SN65HVD1792	Full	1 Mbps	Up to 256	150 m
SN65HVD1793	Full	10 Mbps	Up to 64	50 m


6 Pin Configuration and Functions



**6-1. D or P Package
 8-Pin SOIC or PDIP
 SN65HVD1785, 1786, 1787 (Top View)**

Pin Functions (SN65HVD1785, SN65HVD1786, SN65HVD1787)

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	6	Bus input/output	Driver output or receiver input (complementary to B)
B	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Driver enable, active high
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Receiver enable, active low
V _{CC}	8	Supply	4.5-V-to-5.5-V supply



NC - No internal connection

Pins 6 and 7 are connected together internally.

Pins 13 and 14 are connected together internally.

6-2. D Package 14-Pin SOIC

SN65VD1791, 1792, 1793 (Top View)

Pin Functions (SN65HVD1791, SN65HVD1792, SN65HVD1793)

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	12	Bus input	Receiver input (complementary to B)
B	11	Bus input	Receiver input (complementary to A)
Y	9	Bus output	Driver output (complementary to Z)
Z	10	Bus output	Driver output (complementary to Y)
D	5	Digital input	Driver data input
DE	4	Digital input	Driver enable, active high
GND	6, 7	Reference potential	Local device ground
R	2	Digital output	Receive data output
RE	3	Digital input	Receiver enable, active low
V _{CC}	13, 14	Supply	4.5-V to 5.5-V supply
NC	1, 8	No connect	No connect; should be left floating

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		−0.5	7	V
Voltage at bus pins	'HVD1785, 86, 91, 92, 93	A, B pins	−70	70	V
	'HVD1787	A, B pins	−70	30	V
	'HVD1793	Y, Z pins	−70	30	V
Input voltage at any logic pin			−0.3	V _{CC} + 0.3	V
Transient overvoltage pulse through 100 Ω per TIA-485			−100	100	V
Receiver output current			−24	24	mA
T _J	Junction temperature			170	°C
T _{stg}	Storage temperature			160	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ , JEDEC Standard 22, Test Method A114	Bus terminals and GND	±16000
			All pins	±4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ , JEDEC Standard 22, Test Method C101		±2000
		Machine Model, JEDEC Standard 22, Test Method A115		±400
		IEC 60749-26 ESD (human-body model)	Bus terminals and GND	±16000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V _I	Input voltage at any bus terminal (separately or common mode) ⁽¹⁾		−20		25	V
V _{IH}	High-level input voltage (driver, driver enable, and receiver enable inputs)		2		V _{CC}	V
V _{IL}	Low-level input voltage (driver, driver enable, and receiver enable inputs)		0		0.8	V
V _{ID}	Differential input voltage		−25		25	V
I _O	Output current, driver		−60		60	mA
	Output current, receiver		−8		8	mA
R _L	Differential load resistance		54	60		Ω
C _L	Differential load capacitance			50		pF
1/t _{UI}	Signaling rate	HVD1785, HVD1791			115	kbps
		HVD1786, HVD1792			1	Mbps
		HVD1787, HVD1793			10	
T _A	Operating free-air temperature (see application section for thermal information)		−40		105	°C
T _J	Junction temperature		−40		150	°C

- (1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN65HVD1785, SN65HVD1786, SN65HVD1787		SN65HVD1791, SN65HVD1792, SN65HVD1793	UNIT
		D (SOIC)	P (PDIP)	D (SOIC)	
		8 PINS	8 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	138	59	95	°C/W
R _{θJA (low-K)}	Junction-to-case (top) thermal resistance	242	128	168	°C/W
R _{θJC(top)}	Junction-to-board thermal resistance	61	61	44	°C/W
R _{θJB}	Junction-to-top characterization parameter	62	39	40	°C/W
Ψ _{JT}	Junction-to-board characterization parameter	3.4	17.6	8.2	°C/W
Ψ _{JB}	Junction-to-case (bottom) thermal resistance	33.4	28.3	25	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OD}	Driver differential output voltage magnitude	RS-485 with common-mode load, V _{CC} > 4.75 V, see 8-1	T _A ≤ 85°C	1.5			V
			T _A ≤ 105°C	1.4			
		R _L = 54 Ω, 4.75 V ≤ V _{CC} ≤ 5.25 V		1.5	2		
		R _L = 100 Ω, 4.75 V ≤ V _{CC} ≤ 5.25 V		2	2.5		
Δ V _{OD}	Change in magnitude of driver differential output voltage	R _L = 54 Ω		–0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage			1	V _{CC} /2	3	V
ΔV _{OC}	Change in differential driver output common-mode voltage			–100	0	100	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two 27-Ω load resistors, see 8-2			500		mV
C _{OD}	Differential output capacitance				23		pF
V _{IT+}	Positive-going receiver differential input voltage threshold	V _{CM} = –20 V to 25 V			–100	–10	mV
V _{IT–}	Negative-going receiver differential input voltage threshold				–200	–150	mV
V _{HYS}	Receiver differential input voltage threshold hysteresis (V _{IT+} – V _{IT–})				30	50	mV
V _{OH}	Receiver high-level output voltage	I _{OH} = –8 mA		2.4	V _{CC} – 0.3		V
		I _{OH} = –400 μA		4			
V _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA	T _A ≤ 85°C		0.2	0.4	V
			T _A ≤ 105°C		0.2	0.5	
I _I	Driver input, driver enable, and receiver enable input current			–100		100	μA
I _{OZ}	Receiver output high-impedance current	V _O = 0 V or V _{CC} , RE at V _{CC}		–1		1	μA
I _{OS}	Driver short-circuit output current			–250		250	mA

7.5 Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
I _I	Bus input current (disabled driver)	V _{CC} = 4.5 to 5.5 V or V _{CC} = 0 V, DE at 0 V	85, 86, 91, 92	V _I = 12 V		75	125	μA
				V _I = −7 V	−100	−40		
			87, 93	V _I = 12 V		500		
				V _I = −7 V	−400			
I _{CC}	Supply current (quiescent)	Driver and receiver enabled	DE = V _{CC} , RE = GND, no load			4	6	mA
		Driver enabled, receiver disabled	DE = V _{CC} , RE = V _{CC} , no load			3	5	
		Driver disabled, receiver enabled	DE = GND, RE = GND, no load			2	4	
		Driver and receiver disabled	DE = GND, D = open RE = V _{CC} , no load			0.5	5	μA
Supply current (dynamic)		See セクション 7.8						

7.6 Thermal Considerations

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D Power dissipation	85, 91	V _{CC} = 5.5 V, T _J = 150°C, R _L = 300 Ω, C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, unterminated ⁽¹⁾	290	mW
	85, 91	V _{CC} = 5.5 V, T _J = 150°C, R _L = 100 Ω, C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, RS-422 load ⁽¹⁾	320	
	86			
	87			
	85, 91	V _{CC} = 5.5 V, T _J = 150°C, R _L = 54 Ω, C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, RS-485 load ⁽¹⁾	400	
	86			
	87			
T _{SD} Thermal-shutdown junction temperature			170	°C

- (1) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: HVD1785, 1791 at 115 kbps, HVD1786 at 1 Mbps, HVD1787 at 10 Mbps)

7.7 Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DRIVER (HVD1785 AND HVD1791)							
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω, C _L = 50 pF, see 8-3		0.4	1.7	2.6	μs
t _{PHL} , t _{PLH}	Driver propagation delay			0.8		2	μs
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}			20		250	ns
t _{PHZ} , t _{PLZ}	Driver disable time		See 8-4 and 8-5	0.1	5		μs
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled		0.2	3	μs	
		Receiver disabled		3			12
DRIVER (HVD1786 AND HVD1792)							
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω, C _L = 50 pF, see 8-3		50	300		ns
t _{PHL} , t _{PLH}	Driver propagation delay			200		ns	
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}			25		ns	
t _{PHZ} , t _{PLZ}	Driver disable time		See 8-4 and 8-5	3		μs	
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled		300		ns	
		Receiver disabled		10		μs	
		Receiver enabled		V _{CM} > V _{CC}	500		ns
DRIVER (HVD1787 AND HVD1793)							
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω, C _L = 50 pF, see 8-3		3	30		ns
t _{PHL} , t _{PLH}	Driver propagation delay			50		ns	
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}			10		ns	
t _{PHZ} , t _{PLZ}	Driver disable time		See 8-4 and 8-5	3		μs	
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled		300		ns	
		Receiver disabled		9		μs	
		Receiver enabled		V _{CM} > V _{CC}	500		ns
RECEIVER (ALL DEVICES UNLESS OTHERWISE NOTED)							
t _r , t _f	Receiver output rise/fall time	C _L = 15 pF, see 8-6		4	15	ns	
t _{PHL} , t _{PLH}	Receiver propagation delay time		85, 86, 91, 92	100	200	ns	
			87, 93	70			
t _{SK(P)}	Receiver output pulse skew, t _{PHL} – t _{PLH}		85, 86, 91, 92	6	20	ns	
			87, 93	5			
t _{PLZ} , t _{PHZ}	Receiver disable time	Driver enabled, see 8-7		15	100	ns	
t _{PZL(1)} , t _{PZH(1)} t _{PZL(2)} , t _{PZH(2)}	Receiver enable time	Driver enabled, see 8-7		80	300	ns	
		Driver disabled, see 8-8		3	9	μs	

7.8 Typical Characteristics




图 7-1. Driver Output Current vs Supply Voltage




图 7-2. HVD1787 RMS Supply Current vs Signaling Rate




图 7-3. Bus Pin Current vs Bus Pin Voltage





图 7-4. Differential Output Voltage vs. Differential Load Current



8 Parameter Measurement Information

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω .





S0301-01

8-1. Measurement of Driver Differential Output Voltage With Common-Mode Load





S0302-01

8-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load



S0303-01


8-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



S0304-01


D at 3 V to test non-inverting output, D at 0 V to test inverting output.

8-4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load




D at 0 V to test non-inverting output, D at 3 V to test inverting output.


8-5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load



8-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays



8-7. Measurement of Receiver Enable/Disable Times With Driver Enabled



S0308-01

8-8. Measurement of Receiver Enable Times With Driver Disabled


9 Detailed Description

9.1 Overview

The SN65HVD17xx family of RS-485 transceivers are designed to operate up to 115 kbps (HVD1785 and HVD1791), 1 Mbps (HVD1786 and HVD1792), or 10 Mbps (HVD1787 or HVD1793) and to withstand DC overvoltage faults on the bus interface pins. This helps to protect the devices against damages resulting from direct shorts to power supplies, cable mis-wirings, connector failures, or other common faults.


The SN65HVD178x devices are half-duplex, and thus have the transmitter and receiver bus interfaces connected together internally. The SN65HVD179x family leaves these two interfaces separate, allowing for full-duplex communication. The low receiver loading allows for up to 256 nodes to share a common RS-485 bus. The devices feature a wide common-mode range as well as fail-safe receivers, which ensure a stable logic-level output during bus open, short, or idle conditions.

9.2 Functional Block Diagram



9-1. Half-Duplex Transceiver

Logic Diagram (Positive Logic)



S0300-01

9-2. Full Duplex Transceiver

9.3 Feature Description

9.3.1 Hot-Plugging

These devices are designed to operate in hot swap or hot pluggable applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in [Figure 7-1](#), an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in [Device Functional Modes](#), the *ENABLE* inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

9.3.2 Receiver Failsafe

The differential receiver is *failsafe* to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the HVD17xx family of RS-485 devices, receiver failsafe is accomplished by offsetting the receiver thresholds so that the “input indeterminate” range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than 200 mV, and must output a Low when the V_{ID} is more negative than -200 mV. The HVD17xx receiver parameters which determine the failsafe performance are V_{IT+} and V_{IT-} and V_{HYS} . In the [Electrical Characteristics](#) table, V_{IT-} has a typical value of -150 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of V_{IT+} is -100mV, and V_{IT+} is never more positive than -10 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the V_{IT+} threshold, and the receiver output will be High. Only when the differential input is more negative than V_{IT-} will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value V_{HYS} (the separation between V_{IT+} and V_{IT-}) as well as the value of V_{IT+} .

For the HVD17xx devices, the typical noise immunity is typically about 150 mV, which is the negative noise level needed to exceed the V_{IT-} threshold (V_{IT-} TYP = -150 mV). In the worst case, the failsafe noise immunity is never less than 40 mV, which is set by the maximum positive threshold (V_{IT+} MAX = -10 mV) plus the minimum hysteresis voltage (V_{HYS} MIN = 30 mV).

9.3.3 70-V Fault-Protection

The SN65HVD17xx family of RS-485 devices is designed to survive bus pin faults up to $\pm 70V$. The devices designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above 30V when:

1. the device is powered on AND
- 2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
- 2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin

Under other conditions, the device will survive shorts to bus pin faults up to 70V. [表 9-1](#) summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

表 9-1. Device Conditions

POWER	DE	D	A	B	RESULTS
OFF	X	X	$-70V < V_A < 70V$	$-70V < V_B < 70V$	Device survives
ON	LO	X	$-70V < V_A < 70V$	$-70V < V_B < 70V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$-70V < V_B < 30V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$30V < V_B$	Damage may occur
ON	HI	H	$-70V < V_A < 30V$	$-70V < V_B < 30V$	Device survives
ON	HI	H	$30V < V_A$	$-70V < V_B < 30V$	Damage may occur

9.3.4 Additional Options

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions (industry-standard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information on these options.

表 9-2. SN65HVD17xx Options for J1708 Applications

PART NUMBER	SN65HVD17xx		
FOOTPRINT/FUNCTION	SLOW	MEDIUM	FAST
Half-duplex (176 pinout)	85	86	87
Full-duplex no enables (179 pinout)	88	89	90
Full-duplex with enables (180 pinout)	91	92	93
Half-duplex with cable invert	94	95	96
Full-duplex with cable invert and enables	97	98	99
J1708	08	09	10




図 9-3. SN65HVD1708E Transceiver for J1708 Applications




図 9-4. SN65HVD17xx Always-Enabled Driver Receiver




图 9-5. SN65HVD17xx Options With Inverting Feature to Correct for Miswired Cables

9.4 Device Functional Modes

表 9-3. Driver Function Table

INPUT	ENABLE	OUTPUTS		
D	DE	A	B	
H	H	H	L	Actively drive bus high
L	H	L	H	Actively drive bus low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus high by default

表 9-4. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	H	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

10 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information


The SN65HVD17xx family consists of both half-duplex and full-duplex transceivers that can be used for asynchronous data communication. Half-duplex implementations require one signaling pair (two wires), while full-duplex implementations require two signaling pairs (four wires). The driver and receiver enable pins of the SN65HVD17xx family allow for control over the direction of data flow. Since it is common for multiple transceivers to share a common communications bus, care should be taken at the system level to ensure that only one driver is enabled at a time. This avoids bus contention, a fault condition in which multiple drivers attempt to send data at the same time.

10.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.



10-1. Typical RS-485 Network With Half-duplex Transceivers



10-2. Typical RS-485 Network With Full-duplex Transceivers

10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




FIG 10-3. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (for example, 10 Mbps for the SN65HVD1787 and SN65HVD1793) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 式 1.

$$L_{\text{stub}} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3×10^8 m/s)
- v is the signal velocity of the cable or trace as a factor of c

10.2.1.3 Receiver Failsafe

The differential receiver of the SN75HVD17xx family is *failsafe* to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the “input indeterminate” range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than +200 mV, and must output a low


when VID is more negative than -200 mV. The receiver parameters which determine the failsafe performance are $V_{IT(+)}$ and $V_{IT(-)}$. As shown in the Electrical Characteristics table, differential signals more negative than -200 mV will always cause a low receiver output, and differential signals more positive than +200 mV will always cause a high receiver output.

When the differential input signal is close to zero, it is still above the maximum $V_{IT(+)}$ threshold of -10 mV, and the receiver output will be high.

10.2.2 Detailed Design Procedure

Although the SN65HVD17xx family is internally protected against human-body-model ESD strikes up to 16 kV, additional protection against higher-energy transients can be provided at the application level by implementing external protection devices.

10.2.3 Application Curve



10-4. SN65HVD1785 Differential Output at 115 kbps

11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

12 Layout

12.1 Layout Guidelines

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use V_{CC} and ground planes to provide low-inductance power distribution. Note that high-frequency currents tend to follow the path of least inductance and not the path of least resistance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF-to-220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART, or controller ICs on the board.
5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
6. Use 1-k Ω -to-10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
7. Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

12.2 Layout Example





图 12-1. Layout Example (Half-Duplex Transceiver)



12-2. Layout Example (Full-Duplex Transceiver)

13 Device and Documentation Support

13.1 Documentation Support

For related documentation see the following:

SN65HVD1781, *Fault-Protected RS-485 Transceivers With 3.3-V to 5-V Operation*, (SLLS877)

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

13.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVD1785D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785DG4	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1785
SN65HVD1785P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 105	65HVD1785
SN65HVD1785P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 105	65HVD1785
SN65HVD1785P.B	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 105	65HVD1785
SN65HVD1786D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1786
SN65HVD1786P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 105	65HVD1786
SN65HVD1786P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 105	65HVD1786
SN65HVD1786P.B	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 105	65HVD1786
SN65HVD1787D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1787
SN65HVD1787D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1787
SN65HVD1787DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1787
SN65HVD1787DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1787
SN65HVD1787DRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1787
SN65HVD1791D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1791
SN65HVD1791D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1791
SN65HVD1791DG4	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1791

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVD1791DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1791
SN65HVD1791DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1791
SN65HVD1791DRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1791
SN65HVD1792D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1792
SN65HVD1792D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1792
SN65HVD1792DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1792
SN65HVD1792DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1792
SN65HVD1792DRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1792
SN65HVD1793D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1793
SN65HVD1793D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1793
SN65HVD1793DG4.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1793
SN65HVD1793DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1793
SN65HVD1793DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	VP1793

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1792 :

- Enhanced Product : [SN65HVD1792-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1785DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1786DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1787DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1791DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1792DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1793DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1785DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD1786DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD1787DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD1791DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD1792DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD1793DR	SOIC	D	14	2500	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65HVD1785D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1785D.A	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1785D.B	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1785DG4	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1785P	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD1785P.A	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD1785P.B	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD1786D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1786D.A	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1786D.B	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1786P	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD1786P.A	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD1786P.B	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD1787D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1787D.A	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1791D	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1791D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1791DG4	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1792D	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1792D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1793D	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1793D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN65HVD1793DG4.A	D	SOIC	14	50	506.6	8	3940	4.32




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated