



SN6501



JAJSHI0I - FEBRUARY 2012 - REVISED JANUARY 2021

SN6501 絶縁電源用のトランス・ドライバ

1 特長

- 小型トランス用のプッシュプル・ドライバ
- 3.3V または 5V のシングル電源
- 1 次側の高い電流駆動能力
 - 5V 電源:350mA (最大値)
 - 3.3V 電源:150mA (最大値)
- 整流出力のリップルが小さいため、小型の出力コンデ ンサを使用可能
- 小型の 5ピン SOT-23 パッケージ

2 アプリケーション

- CAN、RS-485、RS-422、RS-232、SPI、I2C、低消費 電力 LAN 用の絶縁インターフェイス電源
- 産業用オートメーション
- プロセス制御
- 医療用機器

3 説明

SN6501 は、絶縁型インターフェイス・アプリケーションで 使用される小型の絶縁型電源向けに設計された、モノリシ ックな発振器 / 電源ドライバです。3.3V または 5V の DC 電源から、低背のセンター・タップ付きトランスの 1 次側を 駆動します。2次側は、トランスの巻数比に基づいて任意 の絶縁電圧に設定できます。


SN6501 は、発振回路に続いて、グランド基準の N チャ ネル電源スイッチを駆動するための相補型出力信号を供 給するゲート駆動回路を搭載しています。内部ロジックに より、2 つのスイッチ間で Break-Before-Make 動作が保 証されます。

SN6501 は小型の SOT-23 (5) パッケージで供給さ れ、-40℃~125℃の温度範囲で動作が規定されていま す。


製品情報

部品番号(1)	パッケージ	本体サイズ (公称)		
SN6501	SOT-23 (5)	2.90mm × 1.60mm		

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



簡略回路図



出力電圧および効率と出力電流との関係



Table of Contents

1 特長	1 7.3 Feature Description	13
2アプリケーション	7.4 Device Functional Modes	
3 説明		15
Revision History	8.1 Application Information	
4 Pin Configuration and Functions	4 8.2 Typical Application4	
5 Specifications	9 Power Supply Recommendations	
5.1 Absolute Maximum Ratings	5 10 Layout	
5.2 Handling Ratings	5 10.1 Layout Guidelines	
5.3 Recommended Operating Conditions	6 10.2 Layout Example	
5.4 Thermal Information	6 11 Device and Documentation Support	
5.5 Electrical Characteristics	6 11.1 Device Support	
5.6 Switching Characteristics	6 11.2 Trademarks	
5.7 Typical Characteristics	7 11.3 静電気放電に関する注意事項	
6 Parameter Measurement Information		30
7 Detailed Description	13 12 Mechanical, Packaging, and Orderable	
7.1 Overview	13 Information	30
7.2 Functional Block Diagram	13	
Revision History 資料番号末尾の英字は改訂を表しています。	Devision I (Issues as 0004)	Paga
Changes from Revision H (July 2019) to		
	セクション 8.2.2.1	
· Removed duplicate equation labeled as	s (5) in Revision H	19
Changes from Revision G (July 2014) to	Revision H (July 2019)	Page
Added HCT-SM-1.3-8-2 transformer to I	Recommended Isolation Transformers Optimized for SN6	501 表 8-3
• Added EPC3668G-LF transformer to Re	ecommended Isolation Transformers Optimized for SN650	11表 8-3
• Added DA2303-AL transformer to Reco	mmended Isolation Transformers Optimized for SN6501 🥫	長 8-3
• Added DA2304-AL transformer to Reco	mmended Isolation Transformers Optimized for SN6501 3	長 8-3
Changes from Revision F (August 2013)		Page
クション、「アプリケーションと実装」セクション	いに関する定格」の表、「機能説明」セクション、「デバイスの機 ン、「電源に関する推奨事項」セクション、「レイアウト」セクション メカニカル、パッケージ、および注文情報」セクションを追加	′、「デバイス
Changes from Revision E (January 2013	3) to Revision F (August 2013)	Page
Added ☑ 5-13 and ☑ 5-14		7
<u> </u>		
	ion Transformers Optimized for SN6501	
• Changed 🛪 8-3 - Recommended Isolati	ion transionners Opumized for Sivo501	21
Changes from Revision D (September 20	012) to Revision E (January 2013)	Page
=		



Changes from Revision C (March 2012) to Revision D (September 2012)	Page
Changed f _{OSC} , Oscillator frequency To: f _{SW} , D1, D2 Switching frequency	6
Added graphs	
• Changed the title of 🗵 5-30 From: D1, D2 Oscillator Frequency vs Free-Air Temperature To: D1, D2	
Switching Frequency vs Free-Air Temperature	
Added section: Recommended Transformers	<mark>2</mark> 1
Changed the location and title of 図 8-7	21
Changes from Revision B (March 2012) to Revision C (March 2012)	Page
Changed the f _{OSC} Oscillator frequency values	6
• Changed 式 4	19
Changes from Revision A (March 2012) to Revision B (March 2012)	Page
• 「特長」の小型の 5 ピン DBV パッケージから:小型の 5 ピン SOT23 パッケージ	1
Changed 8-7 title	<mark>2</mark> 1
Changes from Revision * (February 2012) to Revision A (March 2012)	Page
	1
• Changed 式 9	19
• Changed 式 10	
• Changed 表 8-4, From: Wuerth-Elektronik / Midcom To: Wurth Electronics Midcom Inc	
Changed 図 8-16	23



4 Pin Configuration and Functions




図 4-1. 5-Pin SOT-23 DBV Package Top View

表 4-1. Pin Functions

	PIN		DESCRIPTION
NAME	NUMBER	TYPE	DESCRIF HON
D1	1	OD	Open Drain output 1. Connect this pin to one end of the transformer primary side.
V _{CC}	2	Р	Supply voltage input. Connect this pin to the center-tap of the transformer primary side. Buffer this voltage with a 1 μ F to 10 μ F ceramic capacitor.
D2	3	OD	Open Drain output 2. Connect this pin to the other end of the transformer primary side.
GND	4,5	Р	Device ground. Connect this pin to board ground.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V_{D1}, V_{D2}	Output switch voltage		14	V
I _{D1P} , I _{D2P}	Peak output switch current		500	mA
P _{TOT}	Continuous power dissipation		250	mW
TJ	Junction temperature		170	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under セクション 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.

5.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		-65	150	°C
			_4 4		kV
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-1.5	1.5	K V
		Machine Model JEDEC JESD22-A115-A	-200	200	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

				MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			3		5.5	V
V _{D1} , V _{D2}	Output switch voltage	V _{CC} = 5 V ± 10%,	When connected to Transformer with	0		11	V
	Output switch voltage	V _{CC} = 3.3 V ± 10%	primary winding Center-tapped	0		7.2	'
I _{D1} , I _{D2}	D1 and D2 output switch current – Primary-side	V _{CC} = 5 V ± 10%	V _{D1} , V _{D2} Swing ≥ 3.8 V, see ⊠ 5-32 for typical characteristics			350	mA
		V _{CC} = 3.3 V ± 10%	V _{D1} , V _{D2} Swing ≥ 2.5 V, see ⊠ 5-31 for typical characteristics	150		liiA	
T _A	Ambient temperature			-40		125	°C

5.4 Thermal Information

	THERMAL METRIC	SN6501	UNIT
	I TERMAL METRIC	DBV 5-PINS	UNII
θ_{JA}	Junction-to-ambient thermal resistance	208.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	87.1	
θ_{JB}	Junction-to-board thermal resistance	40.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	39.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

5.5 Electrical Characteristics

over full-range of recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
R _{ON}	Switch-on resistance	V _{CC} = 3.3 V ± 10%, See 図 6-4		1	3	Ω	
NON	Switch-off resistance	V _{CC} = 5 V ± 10%, See ⊠ 6-4		0.6	2	22	
laa	Average supply current ⁽¹⁾	V _{CC} = 3.3 V ± 10%, no load		150	400		
Icc	Average supply current	V_{CC} = 5 V ± 10%, no load		300	700	μΑ	
f _{ST}	Startup frequency	V _{CC} = 2.4 V, See ⊠ 6-4		300		kHz	
f _{SW}	D1, D2 Switching frequency	V _{CC} = 3.3 V ± 10%, See ☑ 6-4	250	360	550	kHz	
ISW	D1, D2 Switching frequency	V _{CC} = 5 V ± 10%, See 図 6-4	300	410	620	NI IZ	

⁽¹⁾ Average supply current is the current used by SN6501 only. It does not include load current.

5.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t _{r-D}	D1, D2 output rise time	V _{CC} = 3.3 V ± 10%, See ⊠ 6-4	70	ns
		V _{CC} = 5 V ± 10%, See ⊠ 6-4	80	
t _{f-D}	D1, D2 output fall time	V _{CC} = 3.3 V ± 10%, See ⊠ 6-4	110	ns
		V _{CC} = 5 V ± 10%, See ⊠ 6-4	60	
t _{BBM}	Break-before-make time	V _{CC} = 3.3 V ± 10%, See ⊠ 6-4	150	ns
		V _{CC} = 5 V ± 10%, See ⊠ 6-4	50	


Product Folder Links: SN6501


5.7 Typical Characteristics

TP1 Curves are measured with the Circuit in \boxtimes 6-1; whereas, TP1 and TP2 Curves are measured with Circuit in \boxtimes 6-3 ($T_A = 25^{\circ}$ C unless otherwise noted). See $\cancel{\pm}$ 8-3 for Transformer Specifications.


















図 5-31. D1, D2 Primary-Side Output Switch Voltage 図 5-32. D1, D2 Primary-Side Output Switch Voltage **Swing vs Current**



Swing vs Current



6 Parameter Measurement Information




図 6-1. Measurement Circuit for Unregulated Output (TP1)




図 6-2. Timing Diagram





図 6-3. Measurement Circuit for regulated Output (TP1 and TP2)



 $extbf{Z}$ 6-4. Test Circuit For R_{ON} , F_{SW} , F_{St} , $T_{r\text{-}D}$, $T_{f\text{-}D}$, T_{BBM}

Product Folder Links: SN6501

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated


7 Detailed Description

7.1 Overview

The SN6501 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, present the gate-drive signals for the output transistors. As shown in the functional block diagram, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Push-Pull Converter

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see \boxtimes 7-1).




図 7-1. Switching Cycles of a Push-Pull Converter

When Q_1 conducts, V_{IN} drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the V_{IN} potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through Q_2 , which now has turned high-impedance. The two voltage sources, each of which equaling V_{IN} , appear in series and cause a voltage potential at the open end of the primary of $2 \times V_{IN}$ with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode CR₁. The secondary current



starting from the upper secondary end flows through CR_1 , charges capacitor C, and returns through the load impedance R_1 back to the center-tap.

When Q_2 conducts, Q_1 goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a $2 \times V_{IN}$ potential against ground. In this case CR_2 is forward biased while CR_1 is reverse biased and current flows from the lower secondary end through CR_2 , charging the capacitor and returning through the load to the center-tap.

7.3.2 Core Magnetization

 \boxtimes 7-2 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When Q₁ conducts the magnetic flux is pushed from A to A', and when Q₂ conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage, V_P, and the time, t_{ON}, it is applied to the primary: B \approx V_P × t_{ON}.




図 7-2. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of R_{DS(on)}

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.

Fortunately, due to the positive temperature coefficient of a MOSFET's on-resistance, the output FETs of the SN6501 have a self-correcting effect on V-t imbalance. In the case of a slightly longer on-time, the prolonged current flow through a FET gradually heats the transistor which leads to an increase in R_{DS-on} . The higher resistance then causes the drain-source voltage, V_{DS} , to rise. Because the voltage at the primary is the difference between the constant input voltage, V_{IN} , and the voltage drop across the MOSFET, $V_P = V_{IN} - V_{DS}$, V_P is gradually reduced and V-t balance restored.

7.4 Device Functional Modes

The functional modes of the SN6501 are divided into start-up, operating, and off-mode.

7.4.1 Start-Up Mode

When the supply voltage at Vcc ramps up to 2.4 V typical, the internal oscillator starts operating at a start frequency of 300 kHz. The output stage begins switching but the amplitude of the drain signals at D1 and D2 has not reached its full maximum yet.

7.4.2 Operating Mode

When the device supply has reached its nominal value $\pm 10\%$ the oscillator is fully operating. However variations over supply voltage and operating temperature can vary the switching frequencies at D1 and D2 between 250 kHz and 550 kHz for V_{CC} = 3.3 V $\pm 10\%$, and between 300 kHz and 620 kHz for V_{CC} = 5 V $\pm 10\%$.

7.4.3 Off-Mode

The SN6501 is deactivated by reducing V_{CC} to 0 V. In this state both drain outputs, D1 and D2, are high-impedance.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The SN6501 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.




図 8-1. SN6501 Block Diagram And Output Timing With Break-Before-Make Action

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and \overline{S} , with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, G_1 and G_2 , present the gate-drive signals for the output transistors Q_1 and Q_2 . As shown in \boxtimes 8-2, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.




図 8-2. Detailed Output Signal Waveforms



8.2 Typical Application




図 8-3. Typical Application Schematic (SN6501)

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as design parameters.

 DESIGN PARAMETER
 EXAMPLE VALUE

 Input voltage range
 3.3 V ± 3%

 Output voltage
 5 V

 Maximum load current
 100 mA

表 8-1. Design Parameters

8.2.2 Detailed Design Procedure

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in \boxtimes 5-11 for example shows that the difference between V_{OUT} at minimum load and V_{OUT} at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in \boxtimes 8-7. The measured V_{OUT} and efficiency characteristics for the regulated and unregulated outputs are shown in \boxtimes 5-1 to \boxtimes 5-28.

8.2.2.1 SN6501 Drive Capability

The SN6501 transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 3 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the SN6501 specified current limits.

Unlike SN6505 devices, SN6501 does not have soft-start, internal current limit, or thermal shutdown (TSD) features. Therefore to address possible unregulated or large currents, there is a limit to the maximum capacitive load that can be connected to an SN6501 system. Loads exceeding 5uF appear as short circuits to SN6501 during power up and may affect the device's long-term reliability. When using SN6501, it is recommended to keep capacitive loads below 5uF or incorporate LDOs with low short-circuit current limits or soft-start features to ensure excessive current is not drawn from SN6501.

8.2.2.2 LDO Selection

The minimum requirements for a suitable low dropout regulator are:

 Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore for a load current of 100 mA, choose a 100 mA to 150 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.

Product Folder Links: SN6501

Copyright © 2023 Texas Instruments Incorporated

- The internal dropout voltage, V_{DO}, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 150 mA LDO, a V_{DO} of 150 mV at 100 mA is common. Be aware however, that this lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.
- The required minimum input voltage preventing the regulator from dropping out of line regulation is given
 with:

$$V_{l-min} = V_{DO-max} + V_{O-max}$$
 (1)

This means in order to determine V_l for worst-case condition, the user must take the maximum values for V_{DO} and V_O specified in the LDO data sheet for rated output current (i.e., 100 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than $V_{l\text{-min}}$. If it is not, the LDO will lose line-regulation and any variations at the input will pass straight through to the output. Hence below $V_{l\text{-min}}$ the output voltage will follow the input and the regulator behaves like a simple conductor.

The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this
condition there is no secondary current reflected back to the primary, thus making the voltage drop across
R_{DS-on} negligible and allowing the entire converter input voltage to drop across the primary. At this point the
secondary reaches its maximum voltage of

$$V_{S-max} = V_{IN-max} \times n \tag{2}$$

with $V_{\text{IN-max}}$ as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than $V_{\text{S-max}}$. $\frac{1}{5}$ 8-2 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters with 100 mA output drive.

表 8-2. Required Maximum LDO Input Voltages for Various Push-Pull Configurations

	PUSH-PULL CONVERTER						
CONFIGURATION	V _{IN-max} [V]	TURNS-RATIO	V _{S-max} [V]	V _{I-max} [V]			
3.3 V _{IN} to 3.3 V _{OUT}	3.6	1.5 ± 3%	5.6	6 to 10			
3.3 V _{IN} to 5 V _{OUT}	3.6	2.2 ± 3%	8.2	10			
5 V _{IN} to 5 V _{OUT}	5.5	1.5 ± 3%	8.5	10			

8.2.2.3 Diode Selection

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the SN6501 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. A good choice for low-volt applications and ambient temperatures of up to 85°C is the low-cost Schottky rectifier MBR0520L with a typical forward voltage of 275 mV at 100-mA forward current. For higher output voltages such as ±10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.

Lab measurements have shown that at temperatures higher than 100°C the leakage currents of the above Schottky diodes increase significantly. This can cause thermal runaway leading to the collapse of the rectifier output voltage. Therefore, for ambient temperatures higher than 85°C use low-leakage Schottky diodes, such as RB168M-40.






図 8-4. Diode Forward Characteristics for MBR0520L (Left) and MBR0530 (Right)

8.2.2.4 Capacitor Selection

The capacitors in the converter circuit in 🗵 8-7 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the SN6501 requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 1 μ F to 10 μ F. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and V_{IN} , the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smoothes the output voltage. Make this capacitor 1 µF to 10 µF.

The small capacitor at the regulator input is not necessarily required. However, good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7 μ F to 10 μ F will satisfy these requirements.

8.2.2.5 Transformer Selection

8.2.2.5.1 V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the SN6501. The maximum voltage delivered by the SN6501 is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \ge V_{IN-max} \times \frac{T_{max}}{2} = \frac{V_{IN-max}}{2 \times f_{min}}$$
(3)

Inserting the numeric values from the data sheet into the equation above yields the minimum V-t products of

$$Vt_{min} \geq \frac{3.6 \text{ V}}{2 \times 250 \text{ kHz}}$$
 = 7.2 Vµs for 3.3 V, and

$$Vt_{min} \ge \frac{5.5 \text{ V}}{2 \times 300 \text{ kHz}} = 9.1 \text{ V}\mu\text{s} \text{ for 5 V applications.}$$
 (4)

Common V-t values for low-power center-tapped transformers range from 22 Vµs to 150 Vµs with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 Vµs and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the SN6501, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

8.2.2.5.2 Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer choosen must have a V-t product of at least 11 Vµs. However, before searching the manufacturer websites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

 V_{S-min} must be large enough to allow for a maximum voltage drop, V_{F-max} , across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the LDO SELECTION section, this minimum input voltage is known and by adding V_{F-max} gives the minimum secondary voltage with:

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

19






図 8-5. Establishing the Required Minimum Turns Ratio Through N_{min} = 1.031 × V_{S-min} / V_{P-min}

Then calculating the available minimum primary voltage, V_{P-min} , involves subtracting the maximum possible drain-source voltage of the SN6501, V_{DS-max} , from the minimum converter input voltage V_{IN-min} :

$$V_{P-min} = V_{IN-min} - V_{DS-max}$$
 (6)

 V_{DS-max} however, is the product of the maximum $R_{DS(on)}$ and I_D values for a given supply specified in the SN6501 data sheet:

$$V_{DS-max} = R_{DS-max} \times I_{Dmax}$$
 (7)

Then inserting 式 7 into 式 6 yields:

$$V_{P-min} = V_{IN-min} - R_{DS-max} \times I_{Dmax}$$
(8)

and inserting 式 8 and 式 5 into 式 9 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F-max} + V_{DO-max} + V_{O-max}}{V_{IN-min} - R_{DS-max} \times I_{D-max}}$$
(9)

Example:

For a 3.3 V_{IN} to 5 V_{OUT} converter using the rectifier diode MBR0520L and the 5 V LDO TPS76350, the data sheet values taken for a load current of 100 mA and a maximum temperature of 85°C are V_{F-max} = 0.2 V, V_{DO-max} = 0.2 V, and V_{O-max} = 5.175 V.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum $\pm 2\%$ accuracy makes V_{IN-min} = 3.234 V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the SN6501 data sheet with R_{DS-max} = 3 Ω and I_{D-max} = 150 mA.

Inserting the values above into ₹ 9 yields a minimum turns ratio of:

$$n_{min} = 1.031 \times \frac{0.2V + 0.2V + 5.175 V}{3.234 V - 3 \Omega \times 150 \text{ mA}} = 2$$
 (10)


Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of $\pm 3\%$.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.2.2.5.3 Recommended Transformers

Depending on the application, use the minimum configuration in 🗵 8-6 or standard configuration in 🗵 8-7.






図 8-7. Regulated Output for Stable Supplies and High Current Loads

図 8-6. Unregulated Output for Low-Current Loads
With Wide Supply Range

The Wurth Electronics Midcom isolation transformers in 表 8-3 are optimized designs for the SN6501, providing high efficiency and small form factor at low-cost.

The 1:1.1 and 1:1.7 turns-ratios are designed for logic applications with wide supply rails and low load currents. These applications operate without LDO, thus achieving further cost-reduction.

表 8-3. Recommended Isolation Transformers Optimized for SN6501

Turns Ratio	V x T (Vμs)	Isolation (V _{RMS})	Dimensions (mm)	Application	LDO	Figures	Order No.	Manufacturer
1:1.1 ±2%	7			3.3 V → 3.3 V		図 5-1 図 5-2	760390011	
1:1.1 ±2%				5 V → 5 V	No		760390012	
1:1.7 ±2%				3.3 V → 5 V			760390013	
1:1.3 ±2%	11	2500	6.73 x 10.05 x 4.19	$3.3 \text{ V} \rightarrow 3.3 \text{ V}$ $5 \text{ V} \rightarrow 5 \text{ V}$		図 5-7 図 5-8 図 5-9 図 5-10	760390014	
1:2.1 ±2%				3.3 V → 5 V	Yes	図 5-11 図 5-12	760390015	
1.23:1 ±2%				5 V → 3.3 V		図 5-13 図 5-14	750313710	Wurth Electronics/ Midcom
1:1.1 ±2%				3.3 V → 3.3 V		図 5-15 図 5-16	750313734	
1:1.1 ±2%				5 V → 5 V	No	図 5-17 図 5-18	750313734	
1:1.7 ±2%				3.3 V → 5 V		図 5-19 図 5-20	750313769	
1:1.3 ±2%	11	5000	9.14 x 12.7 x 7.37	$3.3 \text{ V} \rightarrow 3.3 \text{ V}$ $5 \text{ V} \rightarrow 5 \text{ V}$		図 5-21 図 5-22 図 5-23 図 5-24	750313638	
1:2.1 ±2%	-			3.3 V → 5 V	Yes	図 5-25 図 5-26	750313626	
1.3:1 ±2%				5 V → 3.3 V		図 5-27 図 5-28	750313638	
1:1.3 ±3%	11	5000	10.4 x 12.2 x 6.1	$3.3 \text{ V} \rightarrow 3.3 \text{ V}$ $5 \text{ V} \rightarrow 5 \text{ V}$	No	N/A	HCT-SM-1.3-8-2	Bourns
1:1.1 ±2%	9.2	2500	7.01 x 11 x 4.19	$3.3 \text{ V} \rightarrow 3.3 \text{ V}$ $5 \text{ V} \rightarrow 5 \text{ V}$	No	N/A	EPC3668G-LF	PCA Electronics



表 8-3. Recommended Isolation Transformers Optimized for SN6501 (continued)

	V x T (Vµs)	Isolation (V _{RMS})	Dimensions (mm)	Application	LDO	Figures	Order No.	Manufacturer
1:1.5 ±3%	34.4	2500	10 x 12.07 x 5.97	$\begin{array}{c} 3.3 \text{ V} \rightarrow 3.3 \text{ V} \\ 5 \text{ V} \rightarrow 5 \text{ V} \end{array}$	Yes	N/A	DA2303-AL	Coilcraft
1:2.2 ±3%	21.5	2500	10 x 12.07 x 5.97	3.3 V → 5 V			DA2304-AL	

Product Folder Links: SN6501

Copyright © 2023 Texas Instruments Incorporated

8.2.3 Application Curve

See 表 8-3 for application curves.

8.2.4 Higher Output Voltage Designs

The SN6501 can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ±15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. ☒ 8-8 to ☒ 8-11 show some of these topologies together with their respective open-circuit output voltages.




図 8-8. Bridge Rectifier With Center-Tapped Secondary Enables Bipolar Outputs




図 8-10. Half-Wave Rectifier Without Center-Tapped Secondary Performs Voltage Doubling, Centered Ground Provides Bipolar Outputs





図 8-9. Bridge Rectifier Without Center-Tapped Secondary Performs Voltage Doubling



☑ 8-11. Half-Wave Rectifier Without Centered Ground and Center-Tapped Secondary Performs Voltage Doubling Twice, Hence Quadrupling V_{IN}

8.2.5 Application Circuits

The following application circuits are shown for a 3.3 V input supply commonly taken from the local, regulated micro-controller supply. For 5 V input voltages requiring different turn ratios refer to the transformer manufacturers and their websites listed in 表 8-4.

表 8-4. Transformer Manufacturers

Coilcraft Inc.	http://www.coilcraft.com					
Halo-Electronics Inc.	http://www.haloelectronics.com					
Murata Power Solutions	http://www.murata-ps.com					
Wurth Electronics Midcom Inc	http://www.midcom-inc.com					






図 8-12. Isolated RS-485 Interface




図 8-13. Isolated Can Interface




図 8-14. Isolated RS-232 Interface






図 8-15. Isolated Digital Input Module





図 8-16. Isolated SPI Interface for an Analog Input Module With 16 Inputs



☑ 8-17. Isolated I²C Interface for an Analog Data Acquisition System With 4 Inputs and 4 Outputs




図 8-18. Isolated 4-20 mA Current Loop



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3.3 V and 5 V nominal. This input supply must be regulated within $\pm 10\%$. If the input supply is located more than a few inches from the SN6501 a 0.1 μ F by-pass capacitor should be connected as possible to the device V_{CC} pin, and a 10 μ F capacitor should be connected close to the transformer center-tap pin.

Product Folder Links: SN6501

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

- The V_{IN} pin must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1 μ F to 10 μ F. The capacitor must have a voltage rating of 10 V minimum and a X5R or X7R dielectric.
- The optimum placement is closest to the V_{IN} and GND pins at the board entrance to minimize the loop area formed by the bypass-capacitor connection, the V_{IN} terminal, and the GND pin. See ☑ 10-1 for a PCB layout example.
- The connections between the device D1 and D2 pins and the transformer primary endings, and the
 connection of the device V_{CC} pin and the transformer center-tap must be as close as possible for minimum
 trace inductance.
- The connection of the device V_{CC} pin and the transformer center-tap must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.
- The device GND pins must be tied to the PCB ground plane using two vias for minimum inductance.
- The ground connections of the capacitors and the ground plane should use two vias for minimum inductance.
- The rectifier diodes should be Schottky diodes with low forward voltage in the 10 mA to 100 mA current range to maximize efficiency.
- The V_{OUT} pin must be buffered to ISO-Ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.

10.2 Layout Example




図 10-1. Layout Example of a 2-Layer Board (SN6501)



11 Device and Documentation Support

11.1 Device Support

11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

11.2 Trademarks

すべての商標は、それぞれの所有者に帰属します。

11.3 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.4 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN6501DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501
SN6501DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501
SN6501DBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501
SN6501DBVRG4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501
SN6501DBVT	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501
SN6501DBVT.A	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

OTHER QUALIFIED VERSIONS OF SN6501:

Automotive : SN6501-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN6501DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN6501DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN6501DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN6501DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN6501DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN6501DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated