SDLS035A - DECEMBER 1983 - REVISED APRIL 2003

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain three independent 3-input NAND gates.

The SN5410, SN54LS10, and SN54S10 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN7410, SN74LS10, and SN74S10 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

FUNCTION TABLE (each gate)

11	NPUT	s	OUTPUT
A	В	С	Υ
н	Н	н	L
L	X	X	н
Х	L	×	н
X	X	L	Н

## logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.


#### positive logic

$$Y = \overline{A \cdot B \cdot C}$$
 or  $Y = \overline{A} + \overline{B} + \overline{C}$ 


SN5410 . . . J PACKAGE
SN54LS10, SN54S10 . . . J OR W PACKAGE
SN7410 . . . N PACKAGE
SN74LS10, SN74S10 . . . D OR N PACKAGE
(TOP VIEW)



SN5410 . . . W PACKAGE (TOP VIEW)




SN54LS10, SN54S10 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


### logic diagram (positive logic)




SDLS035A - DECEMBER 1983 - REVISED APRIL 2003

### schematics (each gate)







Resistor values shown are nominal.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V	,
Input voltage: '10, 'S10		,
'LS10	7 V	r
Operating free-air temperature range: \$	SN54' 55°C to 125°C	
	SN74' 0°C to 70°C	
Storage temperature range	-65°C to 150°C	

NOTE 1: Voltage values are with respect to network ground terminal.



# recommended operating conditions

			SN5410	1		SN7410	)	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
$v_{IL}$	Low-level input voltage			0.8			0.8	v
Юн	High-level output current			- 0.4			- 0.4	mA
IOL	Low-level output current			16			. 16	mA
TA	Operating free-air temperature	- 55		125	0		70	°c

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDIT	TIONS T		SN5410	)		SN741	0	
			10131	MIN	TYP‡	MAX	MIN	TYP\$	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 12 mA				- 1.5			- 1.5	V
Vон	V <sub>CC</sub> = MIN,	VIL = 0.8 V,	I <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		V
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V
I,	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
ЧН	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V				40			40	μА
†IL	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 1.6			- 1.6	mA
los§	V <sub>CC</sub> = MAX			- 20		- 55	- 18		- 55	mA
Іссн	V <sub>CC</sub> = MAX,	V1 = 0 V			3	6		3	6	mA
ICCL	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 4.5 V			9	16.5		9	16.5	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 2)

	FROM	то			7			
PARAMETER	(INPUT)	(OUTPUT)	TEST COND	DITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH						11	22	ns
<sup>t</sup> PHL	A, B or C	Y	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF		7	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

# SN54LS10, SN74LS10, TRIPLE 3-INPUT POSITIVE-NAND GATES

SDLS035 - DECEMBER 1983 - REVISED MARCH 1988

### recommended operating conditions

		SN54LS	54LS10		SN74LS10		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH High-level input voltage	2			2			V
VIL Low-level input voltage			0.7			0.8	V
IOH High-level output current			- 0.4			- 0.4	mA
IOL Low-level output current			4			8	mA
T <sub>A</sub> Operating free-air temperature	- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54LS10	SN74LS10 ·	
FARAMETER	TEST CONDITIONS 1	MIN TYP# MAX	MIN TYP# MAX	UNIT
VIK	V <sub>CC</sub> = MIN, I <sub>I</sub> = 18 mA	- 1.5	- 1.5	<b>V</b>
V <sub>ОН</sub>	$V_{CC} = MIN$ , $V_{IL} = MAX$ , $I_{OH} = -0.4 \text{ mA}$	2.5 3.4	2.7 3.4	٧
Va.	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 4 mA	0.25 0.4	0.4	.,
VOL	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 8 mA		0.25 0.5	V
l <sub>1</sub>	V <sub>CC</sub> = MAX, V <sub>1</sub> = 7 V	0.1	0.1	mA
ЧН	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20	20	μΑ
t <sub>f</sub> L	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V	- 0.4	- 0.4	mA
IOS\$	V <sub>CC</sub> = MAX	- 20 - 100	- 20	mA
Іссн	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V	0.6 1.2	0.6 1.2	mA
ICCL	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V	1.8 3.3	1.8 3.3	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tPLH	A, B or C	Y	$R_L = 2 k\Omega$ , $C_L = 15 pF$		9	15	ns
<sup>t</sup> PHL	,	•	п_ = 2 каг, С_ = 15 рг		10	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

## recommended operating conditions

			SN54S1	10		SN74S	10	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	<b>v</b>
ЮН	High-level output current			<b>– 1</b>			- 1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEGT COMPLETIONS T		SN54S1	0		SN74S	10 ,	UNIT
PARAMETER	TEST CONDITIONS †	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		٧
VOL	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA			0.5			0.5	V
l <sub>l</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
liн	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			50			50	μА
†IL	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V			-2			-2	mA
IOS§	V <sub>CC</sub> = MAX	-40		-100	-40		-100	mA
Іссн	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V		7.5	12		7.5	12	mA
<sup>1</sup> CCL	$V_{CC} = MAX$ , $V_I = 4.5 V$		15	27		15	27	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	DITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH			R <sub>L</sub> = 280 Ω,	C <sub>l</sub> = 15 pF		3	4.5	ns
tPHL	A D - 0	V	H 200 12,	CL - 19 br		3	5	ns
<sup>t</sup> PLH	A, B or C	Y	R <sub>1</sub> = 280 Ω,	C: = 50 pF		4.5		ns
<sup>t</sup> PHL			n[ - 200 12,	C <sub>L</sub> = 50 pF		5		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

www.ti.com

20-Jun-2025

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
JM38510/07005BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07005BCA
JM38510/07005BCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07005BCA
JM38510/07005BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07005BDA
JM38510/07005BDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07005BDA
JM38510/30005B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005B2A
JM38510/30005B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005B2A
JM38510/30005BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005BCA
JM38510/30005BCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005BCA
JM38510/30005BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005BDA
JM38510/30005BDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005BDA
JM38510/30005SDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005SDA
JM38510/30005SDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005SDA
M38510/07005BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07005BCA
M38510/07005BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07005BDA
M38510/30005B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005B2A
M38510/30005BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005BCA





www.ti.com 20-Jun-2025

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
M38510/30005BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005BDA	
M38510/30005SDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30005SDA	
SN54LS10J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS10J	
SN54LS10J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS10J	
SN54S10J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S10J	
SN54S10J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S10J	
SN74LS10D	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	0 to 70	LS10	
SN74LS10DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS10	
SN74LS10DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS10	
SN74LS10DRG4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS10	
SN74LS10N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS10N	
SN74LS10N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS10N	
SN74LS10NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS10	
SN74LS10NSR.A	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS10	
SN74S10N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S10N	
SN74S10N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S10N	
SNJ54LS10FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 10FK	
SNJ54LS10FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 10FK	
SNJ54LS10J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS10J	
SNJ54LS10J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS10J	
SNJ54LS10W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS10W	
SNJ54LS10W.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS10W	
SNJ54S10J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S10J	
SNJ54S10J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S10J	
SNJ54S10W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S10W	
SNJ54S10W.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S10W	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

## PACKAGE OPTION ADDENDUM

www.ti.com 20-Jun-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS10, SN54LS10-SP, SN54S10, SN74LS10, SN74S10:

Catalog: SN74LS10, SN54LS10, SN74S10

Military: SN54LS10, SN54S10

Space: SN54LS10-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



## PACKAGE OPTION ADDENDUM

www.ti.com 20-Jun-2025

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS10DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS10NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

www.ti.com 24-Jul-2025




## \*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74LS10DR	SOIC	D	14	2500	353.0	353.0	32.0	
SN74LS10NSR	SOP	NS	14	2000	353.0	353.0	32.0	



www.ti.com 24-Jul-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
JM38510/07005BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/07005BDA.A	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/30005B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/30005B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/30005BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/30005BDA.A	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/30005SDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/30005SDA.A	W	CFP	14	25	506.98	26.16	6220	NA
M38510/07005BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/30005B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/30005BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/30005SDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS10N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS10N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS10N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS10N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74S10N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S10N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S10N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74S10N.A	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS10FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS10FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS10W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS10W.A	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated