### SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

### Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description

These devices contain two independent  $J-\overline{K}$ positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the J and  $\overline{K}$  input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and  $\overline{K}$  inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\overline{K}$  and trying J high. They also can perform as D-type flip-flops if J and  $\overline{K}$  are tied together.

The SN54F109 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F109 is characterized for operation from 0°C to 70°C.



NC - No internal connection

		OUT	PUTS								
PRE	CLR	CLK	J	ĸ	Q	Q					
L	Н	Х	Х	Х	Н	L					
н	L	Х	Х	Х	L	Н					
L	L	Х	Х	Х	н†	H‡					
н	Н	$\uparrow$	L	L	L	Н					
н	Н	$\uparrow$	Н	L	Тор	ggle					
н	Н	$\uparrow$	L	Н	Q <sub>0</sub>	$\overline{Q}_0$					
н	Н	$\uparrow$	Н	Н	н	L					
н	н	L	Х	Х	Q <sub>0</sub>	$\overline{Q}_0$					

FUNCTION TABLE

<sup>†</sup> The output levels are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when PRE or CLR returns to its inactive (high) level.

# SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, VI (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F109	-55°C to 125°C
SN74F109	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions

		SN54F109			S			
		MIN NOM		MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IIK	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 1			- 1	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature			125	0		70	°C



# SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST CONDITIONS			SN54F109			N74F109	9	LINUT
PA	RAMETER			MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
Vali		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
⊻ОН		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA				2.7			v
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
Ц		V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
Iн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
1	J, K, CLK					- 0.6			- 0.6	m۸
١Ľ	PRE or CLR	VCC = 5.5 V,	VI = 0.5 V			- 1.8			- 1.8	IIIA
los‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$	-60		-150	-60		-150	mA
ICC		V <sub>CC</sub> = 5.5 V,	See Note 2		11.7	17		11.7	17	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: I<sub>CC</sub> is measured with J, K, CLK, and PRE grounded then with J, K, CLK, and CLR grounded.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = T <sub>A</sub> = 2 ′F7	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C ′F74		F109	SN74	F109	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	100	0	70	0	90	MHz	
t Dulas duration	Pulse duration	CLK high, PRE or CLR low	4		4		4		20	
١W		CLK low	5		5		5		ns	
		High	3		3		3			
t <sub>su</sub>	Setup time, data before CLK	Low	3		3		3		ns	
	Setup time, inactive-state before CLK <sup>\$</sup>	PRE or CLR to CLK	2		2		2			
÷.	Hold time, data after CLK <sup>↑</sup>	High	1		1		1			
t <sub>h</sub>		Low	1		1		1		115	

§ Inactive-state setup time is also referred to as recovery time.

### switching characteristics (see Note 3)

PARAMETER	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
		(,	′F109			SN54	F109	SN74	F109	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100	150		70		90		MHz
<sup>t</sup> PLH	CLK	Q or $\overline{Q}$	3	4.9	7	3	9	3	8	ne
<sup>t</sup> PHL	CLK		3.6	5.8	8	3.6	10.5	3.6	9.2	115
<sup>t</sup> PLH			2.4	4.8	7	2.4	9	2.4	8	200
tPHL PRE or CLR		2.7	6.6	9	2.7	11.5	2.7	10.5	115	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.





# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9758001Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9758001Q2A SNJ54F 109FK
5962-9758001QEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758001QE A SNJ54F109J
5962-9758001QFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758001QF A SNJ54F109W
JM38510/34102B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102B2A
JM38510/34102B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102B2A
JM38510/34102BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102BEA
JM38510/34102BEA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102BEA
JM38510/34102BFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102BFA
JM38510/34102BFA.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102BFA
M38510/34102B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102B2A
M38510/34102BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102BEA
M38510/34102BFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 34102BFA
SN74F109D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	F109
SN74F109DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	F109
SN74F109DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	F109
SN74F109N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74F109N
SN74F109N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74F109N



29-May-2025

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SNJ54F109FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9758001Q2A SNJ54F 109FK
SNJ54F109FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9758001Q2A SNJ54F 109FK
SNJ54F109J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758001QE A SNJ54F109J
SNJ54F109J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758001QE A SNJ54F109J
SNJ54F109W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758001QF A SNJ54F109W
SNJ54F109W.A	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9758001QF A SNJ54F109W

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

29-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54F109, SN74F109 :

• Catalog : SN74F109

• Military : SN54F109

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



# TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F109DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F109DR	SOIC	D	16	2500	340.5	336.1	32.0

# TEXAS INSTRUMENTS

www.ti.com

23-May-2025

## TUBE



# - B - Alignment groove width

*All	dimensions	are	nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9758001Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9758001QFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/34102B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/34102B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/34102BFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/34102BFA.A	W	CFP	16	25	506.98	26.16	6220	NA
M38510/34102B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/34102BFA	W	CFP	16	25	506.98	26.16	6220	NA
SN74F109N	N	PDIP	16	25	506	13.97	11230	4.32
SN74F109N	N	PDIP	16	25	506	13.97	11230	4.32
SN74F109N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74F109N.A	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54F109FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54F109FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54F109W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54F109W.A	W	CFP	16	25	506.98	26.16	6220	NA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



# FK 20

# 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

# LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated