

PCM182(0/1)-Q1 ステレオ・チャネル、32 ビット、192kHz、Burr-Brown™ オーディオ ADC

1 特長

- ステレオ高性能 ADC:
 - 2 チャネルのアナログ・マイクロフォンまたはライン入力
- ADC ラインおよびマイクロフォンの差動入力性能:
 - PCM1820-Q1 ダイナミック・レンジ:
 - ダイナミック・レンジ・エンハンサが有効な状態で 123dB
 - ダイナミック・レンジ・エンハンサが無効な状態で 113dB
 - PCM1821-Q1 ダイナミック・レンジ: 106dB
 - THD+N: -95dB
- ADC 差動フルスケール入力: $2V_{RMS}$
- ADC サンプル・レート (f_S): 8kHz ~ 192kHz
- ハードウェア・ピン制御構成
- 線形位相または低レイテンシ・フィルタを選択可能
- 柔軟なオーディオ・シリアル・データ・インターフェイス:
 - マスタまたはスレーブ・インターフェイスを選択可能
 - 32 ビット、2 チャネル TDM
 - 32 ビット、2 チャネル I²S
- オーディオ・クロック喪失時の自動パワーダウン
- 高性能オーディオ PLL を内蔵
- 単一電源動作: 3.3V
- I/O 電源動作: 3.3V または 1.8V
- 3.3V AVDD 電源での消費電力:
 - 16kHz サンプル・レートで 19.6mW/ch
 - 48kHz サンプル・レートで 21.3mW/ch

2 アプリケーション

- 車載用アクティブ・ノイズ・キャンセル
- 車載用ヘッド・ユニット
- 後部座席用エンターテインメント
- デジタル・コックピット処理装置
- テレマティクス制御ユニット

3 概要


PCM182(0/1)-Q1 は、最大 2 つのアナログ・チャネルの同時サンプリングをサポートする高性能 Burr-Brown™ オーディオ A/D コンバータ (ADC) です。本デバイスは、 $2V_{RMS}$ フルスケール信号の差動ラインおよびマイクロフォン入力をサポートしています。フェーズ・ロック・ループ (PLL)、DC 除去ハイパス・フィルタ (HPF) を内蔵し、最高 192kHz のサンプル・レートに対応しています。TDM (時分割多重) または I²S オーディオ・フォーマットをサポートしており、これらのフォーマットはハードウェア・ピンの入力レベルで選択できます。また PCM182(0/1)-Q1 は、オーディオ・バス・インターフェイス動作をマスタ・モードまたはスレーブ・モードに選択できます。これらの高性能な機能を内蔵し、かつ 3.3V 単一電源で動作できることから、本デバイスは、低コストと省スペースが求められる遠距離マイクロフォン録音アプリケーションのオーディオ・システムに理想的な選択肢です。

PCM182(0/1)-Q1 は、-40°C ~ +125°C で動作が規定されており、20 ピンの WQFN パッケージで供給されます。

製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
PCM182(0/1)-Q1	WQFN (20)	3.00mm × 3.00mm、0.5mm ピッチ

(1) 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。



概略ブロック図



Table of Contents

1 特長	1	8.2 Functional Block Diagram	13
2 アプリケーション	1	8.3 Feature Description	14
3 概要	1	8.4 Device Functional Modes	28
4 Revision History	2	9 Application and Implementation	29
5 Device Comparison Table	3	9.1 Application Information.....	29
6 Pin Configuration and Functions	4	9.2 Typical Application.....	29
7 Specifications	5	10 Power Supply Recommendations	32
7.1 Absolute Maximum Ratings.....	5	11 Layout	33
7.2 ESD Ratings.....	5	11.1 Layout Guidelines.....	33
7.3 Recommended Operating Conditions.....	5	11.2 Layout Example.....	33
Thermal Information.....	5	12 Device and Documentation Support	34
7.4 Electrical Characteristics.....	6	12.1 Receiving Notification of Documentation Updates..	34
7.5 Timing Requirements: TDM, I ² S or LJ Interface.....	8	12.2 サポート・リソース.....	34
7.6 Switching Characteristics: TDM, I ² S or LJ Interface.....	8	12.3 Trademarks.....	34
7.7 Typical Characteristics.....	9	12.4 Electrostatic Discharge Caution.....	34
8 Detailed Description	13	12.5 Glossary.....	34
8.1 Overview.....	13	13 Mechanical, Packaging, and Orderable Information	34

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (April 2022) to Revision A (September 2022)	Page
• デバイスのステータスを「量産データ」に更新.....	1

5 Device Comparison Table

FEATURE	PCM1820-Q1	PCM1821-Q1	PCM1822-Q1	PCM3120-Q1	PCM5120-Q1	PCM6120-Q1
Control interface	Pin control			I ² C		
Digital audio serial interface	TDM or I ² S			TDM or I ² S or left-justified (LJ)		
Audio analog channel	2					
Digital microphone channel	Not available			4		
Programmable MICBIAS voltage	N/A			Yes		
Dynamic range (DRE disabled)	113 dB	106 dB	111dB	106 dB	108 dB	113 dB
Dynamic range (DRE enabled)	123 dB	Not available	117dB	Not available	120 dB	123 dB
ADC SNR with DRE	123 dB	N/A	117dB	N/A	120 dB	123 dB
Input Voltage	2V _{rms}		1V _{rms}	2V _{rms}		
Input Type	Differential	Differential/Single-Ended				
Input impedance	2.5 kΩ	10 kΩ	2.5 kΩ	2.5 kΩ, 10 kΩ, 20 kΩ		
Compatibility	Pin-to-pin, package, drop-in replacements of each other			Pin-to-pin, package, and control registers compatible; drop-in replacements of each other		
Package	WQFN (RTE), 20-pin, 3.00 mm × 3.00 mm (0.5-mm pitch)					

6 Pin Configuration and Functions




图 6-1. RTW Package, 20-Pin WQFN With Exposed Thermal Pad, Top View

表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	IN1P	Analog input	Analog input 1P pin.
2	IN1M	Analog input	Analog input 1M pin.
3	IN2P	Analog input	Analog input 2P pin.
4	IN2M	Analog input	Analog input 2M pin.
5	VSS	Analog Supply	Short this pin directly to the board ground plane.
6	SDOOUT	Digital output	Audio serial data interface bus output.
7	BCLK	Digital I/O	Audio serial data interface bus bit clock.
8	FSYNC	Digital I/O	Audio serial data interface bus frame synchronization signal.
9	IOVDD	Digital supply	Digital I/O power supply (1.8 V or 3.3 V, nominal).
10	VSS	Analog supply	Short this pin directly to the board ground plane.
11	MD1	Digital input	Device configuration mode select 1 pin.
12	MD0	Digital input	Device configuration mode select 0 pin.
13	MSZ	Digital input	Audio interface bus master or slave select pin.
14	DREG	Digital supply	Digital regulator output voltage for digital core supply (1.5 V, nominal).
15	VSS	Analog supply	Short this pin directly to the board ground plane.
16	AVDD	Analog supply	Analog power (3.3 V, nominal).
17	AREG	Analog supply	Analog on-chip regulator output voltage for analog supply (1.8 V, nominal).
18	VREF	Analog	Analog reference voltage filter output.
19	FMT0	Digital input	Audio interface format select pin referred to AVDD supply.
20	VSS	Analog supply	Short this pin directly to the board ground plane.
Thermal Pad (VSS)		Ground supply	Thermal pad shorted to internal device ground. Short thermal pad directly to board ground plane.

7 Specifications

7.1 Absolute Maximum Ratings

over the operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	AVDD to AVSS	−0.3	3.9	V
	AREG to AVSS	−0.3	2.0	
	IOVDD to VSS (thermal pad)	−0.3	3.9	
Ground voltage differences	AVSS to VSS (thermal pad)	−0.3	0.3	V
Analog input voltage	Analog input pins voltage to AVSS	−0.3	AVDD + 0.3	V
Digital input voltage	Digital input pins voltage to VSS (thermal pad)	−0.3	IOVDD + 0.3	V
Temperature	Operating ambient, T _A	−40	125	°C
	Junction, T _J	−40	150	
	Storage, T _{stg}	−65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
POWER					
AVDD, AREG ⁽¹⁾	Analog supply voltage AVDD to AVSS (AREG is generated using onchip regulator) - AVDD 3.3-V operation	3.0	3.3	3.6	V
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 3.3-V operation	3.0	3.3	3.6	V
	IO supply voltage to VSS (thermal pad) - IOVDD 1.8-V operation	1.65	1.8	1.95	
INPUTS					
	Analog input pins and FMT0 voltage to VSS	0		AVDD	V
	Digital input pins voltage(except FMT0) to VSS (thermal pad)	0		IOVDD	V
TEMPERATURE					
T _A	Operating ambient temperature	−40		125	°C
OTHERS					
	Digital input pin used as MCLK input clock frequency			36.864	MHz
C _L	Digital output load capacitance		20	50	pF

- (1) AVSS and VSS (thermal pad): all ground pins must be tied together and must not differ in voltage by more than 0.2 V.

Thermal Information

THERMAL METRIC ⁽¹⁾		PCM182x-Q1	UNIT
		RTE (WQFN)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	55.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	33.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	23.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.6	°C/W

THERMAL METRIC ⁽¹⁾		PCM182x-Q1	UNIT
		RTE (WQFN)	
		20 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	23.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	16.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [spra953](#) application report.

7.4 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $IOVDD = 3.3\text{ V}$, $f_{IN} = 1\text{-kHz}$ sinusoidal signal, $f_S = 48\text{ kHz}$, 32-bit audio data, $BCLK = 256 \times f_S$, TDM slave mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC CONFIGURATION						
	AC input impedance (PCM1820)	Input pins INxP or INxM	2.5			kΩ
	AC input impedance (PCM1821)		10			kΩ
PCM1820: ADC PERFORMANCE FOR LINE, MICROPHONE INPUT RECORDING : AVDD 3.3-V OPERATION						
	Differential input full-scale AC signal voltage	AC-coupled input	2			V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ^{(1) (2)}	IN1 differential input selected and AC signal shorted to ground, DRE enabled (DRE_LVL = −36 dB, DRE_MAXGAIN = 24 dB)	115	122		dB
		IN1 differential input selected and AC signal shorted to ground, DRE disabled	106	112		
DR	Dynamic range, A-weighted ⁽²⁾	IN1 differential input selected and −60-dB full-scale AC signal input, DRE enabled (DRE_LVL = −36 dB, DRE_MAXGAIN = 24 dB)	123			dB
		IN1 differential input selected and −60-dB full-scale AC signal input, DRE disabled	113			
THD+N	Total harmonic distortion ^{(2) (3)}	IN1 differential input selected and −1-dB full-scale AC signal input, DRE enabled (DRE_LVL = −36 dB, DRE_MAXGAIN = 24 dB)		−95	−80	dB
		IN1 differential input selected and −1-dB full-scale AC signal input, DRE disabled		−95		
PCM1821: ADC PERFORMANCE FOR LINE, MICROPHONE INPUT RECORDING : AVDD 3.3-V OPERATION						
	Differential input full-scale AC signal voltage	AC-coupled input	2			V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ^{(1) (2)}	IN1 differential input selected and AC signal shorted to ground	100	106		dB
DR	Dynamic range, A-weighted ^{(1) (2)}	IN1 differential input selected and −60-dB full-scale AC signal input	106			dB
THD+N	Total harmonic distortion ^{(2) (3)}	IN1 differential input selected and −1-dB full-scale AC signal input	−95			dB
ADC OTHER PARAMETERS						
	Output data sample rate		7.35		192	kHz
	Output data sample word length				32	Bits
	Interchannel isolation	−1-dB full-scale AC-signal input to non measurement channel	−124			dB
	Interchannel gain mismatch	−6-dB full-scale AC-signal input	0.1			dB
	Gain drift ⁽⁴⁾	Across temperature range −40°C to 125°C	50			ppm/°C
	Interchannel phase mismatch	1-kHz sinusoidal signal	0.02			Degrees
	Phase drift ⁽⁵⁾	1-kHz sinusoidal signal, across temperature range −40°C to 125°C	0.0005			Degrees/°C
PSRR	Power-supply rejection ratio	100-mV _{pp} , 1-kHz sinusoidal signal on AVDD, differential input selected, 0-dB channel gain	102			dB

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $IOVDD = 3.3\text{ V}$, $f_{IN} = 1\text{-kHz}$ sinusoidal signal, $f_S = 48\text{ kHz}$, 32-bit audio data, $BCLK = 256 \times f_S$, TDM slave mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PCM1820: CMRR	Common-mode rejection ratio	Differential microphone input selected, 100-mV _{PP} , 1-kHz signal on both pins and measure level at output		45		dB
PCM1821: CMRR	Common-mode rejection ratio	Differential microphone input selected, 100-mV _{PP} , 1-kHz signal on both pins and measure level at output		60		dB
DIGITAL I/O						
V_{IL}	Low-level digital input logic voltage threshold	All digital pins except FMT0, IOVDD 1.8-V operation	-0.3		$0.30 \times IOVDD$	V
		All digital pins except FMT0, IOVDD 3.3-V operation	-0.3		0.8	
		FMT0 Pin	-0.3		0.8	V
V_{IH}	High-level digital input logic voltage threshold	All digital pins except FMT0, IOVDD 1.8-V operation	$0.7 \times IOVDD$		$IOVDD + 0.3$	V
		All digital pins except FMT0, IOVDD 3.3-V operation	2.1		$IOVDD + 0.3$	
		FMT0 Pin	2.1		$AVDD + 0.3$	V
V_{OL}	Low-level digital output voltage	All digital pins, $I_{OL} = -2\text{ mA}$, IOVDD 1.8-V operation			0.45	V
		All digital pins, $I_{OL} = -2\text{ mA}$, IOVDD 3.3-V operation			0.4	
V_{OH}	High-level digital output voltage	All digital pins, $I_{OH} = 2\text{ mA}$, IOVDD 1.8-V operation	$IOVDD - 0.45$			V
		All digital pins, $I_{OH} = 2\text{ mA}$, IOVDD 3.3-V operation	2.4			
I_{IH}	Input logic-high leakage for digital inputs	All digital pins except FMT0, input = IOVDD	-5	0.1	5	μA
I_{IL}	Input logic-low leakage for digital inputs	All digital pins except FMT0, input = 0 V	-5	0.1	5	μA
I_{IH}	Input logic-high leakage for digital inputs	FMT0 Pin, input = AVDD	-5	0.1	5	μA
		All digital pins, input = AVDD				
I_{IL}	Input logic-low leakage for digital inputs	FMT0 Pin, input = 0 V	-5	0.1	5	μA
		All digital pins, input = 0 V				
C_{IN}	Input capacitance for digital inputs	All digital pins		5		pF
R_{PD}	Pulldown resistance for digital I/O pins when asserted on			20		k Ω
TYPICAL SUPPLY CURRENT CONSUMPTION						
I_{AVDD}	Current consumption with all clocks disabled	AVDD = 3.3 V, internal AREG		0.5		mA
I_{IOVDD}		All external clocks stopped, IOVDD = 3.3 V		0.5		μA
I_{IOVDD}		All external clocks stopped, IOVDD = 1.8 V		0.3		
I_{AVDD}	Current consumption with ADC 2-channel operating at $f_S = 16\text{-kHz}$, $BCLK = 256 \times f_S$ and DRE disabled	AVDD = 3.3 V, internal AREG		11.9		mA
I_{IOVDD}		IOVDD = 3.3 V		0.05		
I_{IOVDD}		IOVDD = 1.8 V		0.02		
I_{AVDD}	Current consumption with ADC 2-channel operating at $f_S = 48\text{-kHz}$, $BCLK = 256 \times f_S$ and DRE disabled	AVDD = 3.3 V, internal AREG		12.9		mA
I_{IOVDD}		IOVDD = 3.3 V		0.1		
I_{IOVDD}		IOVDD = 1.8 V		0.05		
I_{AVDD}	Current consumption with ADC 2-channel operating at $f_S = 48\text{-kHz}$, $BCLK = 256 \times f_S$ and DRE enabled	AVDD = 3.3 V, internal AREG		14		mA
I_{IOVDD}		IOVDD = 3.3 V		0.1		
I_{IOVDD}		IOVDD = 1.8 V		0.05		

- (1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
- (2) All performance measurements done with a 20-kHz, low-pass filter and, where noted, an A-weighted filter. Failure to use such a filter may result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.
- (3) For best distortion performance, use input AC-coupling capacitors with a low-voltage-coefficient.
- (4) Gain drift = $\text{gain_variation}(\text{in temperature range}) / \text{typical gain value}(\text{gain at room temperature}) / \text{temperature range} \times 10^6$ measured with gain in linear scale.
- (5) Phase drift = $\text{phase_deviation}(\text{in temperature range}) / (\text{temperature range})$.

7.5 Timing Requirements: TDM, I²S or LJ Interface

at $T_A = 25^\circ\text{C}$, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see figure for timing diagram

		MIN	NOM	MAX	UNIT
t_{BCLK}	BCLK period	40			ns
$t_{\text{H(BCLK)}}$	BCLK high pulse duration ⁽¹⁾	25			ns
$t_{\text{L(BCLK)}}$	BCLK low pulse duration ⁽¹⁾	25			ns
$t_{\text{SU(FSYNC)}}$	FSYNC setup time	8			ns
$t_{\text{HLD(FSYNC)}}$	FSYNC hold time	8			ns
$t_{\text{r(BCLK)}}$	BCLK rise time	10% - 90% rise time ⁽²⁾		10	ns
$t_{\text{f(BCLK)}}$	BCLK fall time	90% - 10% fall time ⁽²⁾		10	ns

- (1) The BCLK minimum high or low pulse duration must be higher than 25 ns (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.
- (2) BCLK maximum rise and fall time can be relaxed to 13ns if BCLK frequency used in the system is below 20MHz. This can cause noise increase due to higher clock jitter.

7.6 Switching Characteristics: TDM, I²S or LJ Interface


at $T_A = 25^\circ\text{C}$, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see figure for timing diagram

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{d(SDOUT-BCLK)}}$	BCLK to SDOUT delay	50% of BCLK to 50% of SDOUT	3		18	ns
$t_{\text{d(SDOUT-FSYNC)}}$	FSYNC to SDOUT delay in TDM or LJ mode (for MSB data with TX_OFFSET = 0)	50% of FSYNC to 50% of SDOUT			18	ns
$f_{\text{(BCLK)}}$	BCLK output clock frequency: master mode ⁽¹⁾				24.576	MHz
$t_{\text{H(BCLK)}}$	BCLK high pulse duration: master mode		14			ns
$t_{\text{L(BCLK)}}$	BCLK low pulse duration: master mode		14			ns
$t_{\text{d(FSYNC)}}$	BCLK to FSYNC delay: master mode	50% of BCLK to 50% of FSYNC	3		18	ns
$t_{\text{r(BCLK)}}$	BCLK rise time: master mode	10% - 90% rise time			8	ns
$t_{\text{f(BCLK)}}$	BCLK fall time: master mode	90% - 10% fall time			8	ns


- (1) The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

7.7 Typical Characteristics


at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $IOVDD = 3.3\text{ V}$, $f_{IN} = 1\text{-kHz}$ sinusoidal signal, $f_S = 48\text{ kHz}$, 32-bit audio data, $BCLK = 256 \times f_S$, TDM slave mode, PLL on, $DRE_LVL = -36\text{ dB}$, channel gain = 0 dB , and linear phase decimation filter (unless otherwise noted); all performance measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter




7-1. PCM1820-Q1: THD+N vs Input Amplitude With DRE Enabled




7-2. PCM1820-Q1: THD+N vs Input Amplitude With DRE Disabled




7-3. PCM1820-Q1: THD+N vs Input Frequency With a -60-dBr Input



7-4. PCM1820-Q1: THD+N vs Input Frequency With a -60-dBr Input



7-5. PCM1820-Q1: THD+N vs Input Frequency With a -1-dBr Input



7-6. PCM1820-Q1: Frequency Response With a -12-dBr Input

7.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $IOVDD = 3.3\text{ V}$, $f_{IN} = 1\text{-kHz}$ sinusoidal signal, $f_S = 48\text{ kHz}$, 32-bit audio data, $BCLK = 256 \times f_S$, TDM slave mode, PLL on, DRE_LVL = -36 dB , channel gain = 0 dB , and linear phase decimation filter (unless otherwise noted); all performance measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter




FIG 7-7. PCM1820-Q1: Power-Supply Rejection Ratio vs Ripple Frequency With a 100-mV_{pp} Amplitude




FIG 7-8. PCM1820-Q1: FFT With Idle Input and DRE Enabled




FIG 7-9. PCM1820-Q1: FFT With Idle Input and DRE Disabled




FIG 7-10. PCM1820-Q1: FFT With a -60-dBr Input and DRE Enabled




FIG 7-11. PCM1820-Q1: FFT With a -60-dBr Input and DRE Disabled




FIG 7-12. PCM1820-Q1: FFT With a -1-dBr Input

7.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $IOVDD = 3.3\text{ V}$, $f_{IN} = 1\text{-kHz}$ sinusoidal signal, $f_S = 48\text{ kHz}$, 32-bit audio data, $BCLK = 256 \times f_S$, TDM slave mode, PLL on, $DRE_LVL = -36\text{ dB}$, channel gain = 0 dB , and linear phase decimation filter (unless otherwise noted); all performance measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter




FIG 7-13. PCM1821-Q1: THD+N vs Input Amplitude




FIG 7-14. PCM1821-Q1: THD+N vs Input Frequency With a -60-dBr Input




FIG 7-15. PCM1821-Q1: THD+N vs Input Frequency With a -1-dBr Input




FIG 7-16. PCM1821-Q1: Frequency Response With a -12-dBr Input




FIG 7-17. PCM1821-Q1: Power-Supply Rejection Ratio With a 100-mV_{pp} Amplitude






FIG 7-18. PCM1821-Q1: FFT With Idle Input and DRE Disabled

7.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 3.3\text{ V}$, $IOVDD = 3.3\text{ V}$, $f_{IN} = 1\text{-kHz}$ sinusoidal signal, $f_S = 48\text{ kHz}$, 32-bit audio data, $BCLK = 256 \times f_S$, TDM slave mode, PLL on, $DRE_LVL = -36\text{ dB}$, channel gain = 0 dB , and linear phase decimation filter (unless otherwise noted); all performance measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter



7-19. PCM1821-Q1: FFT With a -60-dBr Input and DRE Enabled



7-20. PCM1821-Q1: FFT With a -1-dBr Input

8 Detailed Description


8.1 Overview

The PCM182(0/1)-Q1 is a high-performance, low-power, stereo-channel, audio analog-to-digital converter (ADC) with flexible audio interface control options. This device is intended for applications in automotive head units, display control unit, Active Noise Cancellation and Acoustic Echo Cancellation applications. The high dynamic range of the device enables far-field audio recording with high fidelity. This device integrates a host of features that reduces cost, board space, and power consumption in space-constrained applications. The device features are controlled through hardware by pulling pins high or low with resistors or a controller general-purpose input/output (GPIO). The PCM182(0/1)-Q1 also supports a power-down and reset function by means of halting the system clock.

The PCM182(0/1)-Q1 consists of the following blocks and features:

- Stereo-channel, multibit, high-performance delta-sigma ($\Delta\Sigma$) ADC
- Differential audio inputs with a $2 \cdot V_{\text{RMS}}$ full-scale signal
- Hardware pin control operation to select the device features
- Audio bus serial interface master or slave select option
- Audio bus serial interface format select option
- Slave mode supports the audio bus serial interface up to 192 kHz sampling
- Slave mode supports a dynamic range enhancer (DRE) with 123-dB dynamic range for the PCM1820-Q1
- Slave mode supports decimation filters with linear-phase or low-latency filter selection
- Master mode operation supported using a system clock of $256 \times f_s$ or $512 \times f_s$
- Power-down function by means of halting the audio clocks
- Integrated high-pass filter (HPF) that removes the DC component of the input signal
- Integrated low-jitter phase-locked loop (PLL) supporting a wide range of system clocks
- Integrated digital and analog voltage regulators to support single-supply, 3.3-V operation

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Hardware Control

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system. The MSZ, MD0, MD1, and FMT0 pins allow the device to be controlled by either pullup or pulldown resistors.

8.3.2 Audio Serial Interfaces

Digital audio data flows between the host processor and the PCM182(0/1)-Q1 on the digital audio serial interface (ASI), or audio bus. This highly flexible ASI bus includes a TDM mode for multichannel operation, support for the I²S, and the pin-selectable master-slave configurability for bus clock lines.

The device supports an audio bus master or slave mode of operation using the hardware pin MSZ. In slave mode, FSYNC and BCLK work as input pins whereas in master mode, FSYNC and BCLK work as output pins generated by the device. 表 8-1 shows the master and slave mode selection using the MSZ pin.

表 8-1. Master and Slave Mode Selection

MSZ	MASTER AND SLAVE SELECTION
Low	Slave mode of operation
High	Master mode of operation

The bus protocol TDM or I²S format can be selected by using the FMT0 pin. As shown in 表 8-2, these modes are all most significant byte (MSB)-first, pulse code modulation (PCM) data format, with an output channel data word-length of 32 bits.

表 8-2. Audio Serial Interface Format

FMT0	AUDIO SERIAL INTERFACE FORMAT
Low	2-channel output with inter IC sound (I ² S) mode
High	2-channel output with time division multiplexing (TDM) mode

8.3.2.1 Time Division Multiplexed Audio (TDM) Interface

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit (except the MSB of slot 0 when TX_OFFSET equals 0) is transmitted on the rising edge of BCLK. 図 8-1 to 图 8-4 illustrate the protocol timing for TDM operation with various configurations.







图 8-1. TDM Mode Protocol Timing (FMT0 = LOW) In Slave Mode



8-2. TDM Mode Protocol Timing (FMT0 = HIGH) In Slave Mode



8-3. TDM Mode Protocol Timing (FMT0 = LOW) In Master Mode




8-4. TDM Mode Protocol Timing (FMT0 = HIGH) In Master Mode

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels times the 32-bits word length of the output channel data. The device transmits a zero data value on SDOUT for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well.

8.3.2.2 Inter IC Sound (I²S) Interface

The standard I²S protocol is defined for only two channels: left and right. In I²S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *falling* edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *rising* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. In master mode, FSYNC is transmitted on the rising edge of BCLK. 8-5 and 8-6 show the protocol timing for I²S operation in slave and master mode of operation.



8-5. I²S Mode Protocol Timing in Slave Mode




图 8-6. I²S Protocol Timing In Master Mode

For proper operation of the audio bus in I²S mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the 32-bits word length of the output channel data. The device FSYNC low pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active left slots times the 32-bits data word length. Similarly, the FSYNC high pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active right slots times the 32-bits data word length. The device transmit zero data value on SDOUT for the extra unused bit clock cycles.

8.3.3 Phase-Locked Loop (PLL) and Clock Generation

The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the ADC modulator and digital filter engine, as well as other control blocks.

In slave mode of operation, the device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming. 表 8-3 和 表 8-4 list the supported FSYNC and BCLK frequencies.

表 8-3. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies

BCLK TO FSYNC RATIO	BCLK (MHz)						
	FSYNC (8 kHz)	FSYNC (16 kHz)	FSYNC (24 kHz)	FSYNC (32 kHz)	FSYNC (48 kHz)	FSYNC (96 kHz)	FSYNC (192 kHz)
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288
96	0.768	1.536	2.304	3.072	4.608	9.216	18.432
128	1.024	2.048	3.072	4.096	6.144	12.288	24.576
192	1.536	3.072	4.608	6.144	9.216	18.432	Reserved
256	2.048	4.096	6.144	8.192	12.288	24.576	Reserved
384	3.072	6.144	9.216	12.288	18.432	Reserved	Reserved
512	4.096	8.192	12.288	16.384	24.576	Reserved	Reserved

表 8-4. Supported FSYNC (Multiples or Submultiples of 44.1 kHz) and BCLK Frequencies

BCLK TO FSYNC RATIO	BCLK (MHz)						
	FSYNC (7.35 kHz)	FSYNC (14.7 kHz)	FSYNC (22.05 kHz)	FSYNC (29.4 kHz)	FSYNC (44.1 kHz)	FSYNC (88.2 kHz)	FSYNC (176.4 kHz)
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	16.9344

表 8-4. Supported FSYNC (Multiples or Submultiples of 44.1 kHz) and BCLK Frequencies (continued)

BCLK TO FSYNC RATIO	BCLK (MHz)						
	FSYNC (7.35 kHz)	FSYNC (14.7 kHz)	FSYNC (22.05 kHz)	FSYNC (29.4 kHz)	FSYNC (44.1 kHz)	FSYNC (88.2 kHz)	FSYNC (176.4 kHz)
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	22.5792
192	1.4112	2.8224	4.2336	5.6448	8.4672	16.9344	Reserved
256	1.8816	3.7632	5.6448	7.5264	11.2896	22.5792	Reserved
384	2.8224	5.6448	8.4672	11.2896	16.9344	Reserved	Reserved
512	3.7632	7.5264	11.2896	15.0528	22.5792	Reserved	Reserved

In the master mode of operation, the device uses the MD1 pin (as the system clock, MCLK) as the reference input clock source with a supported system clock frequency option of either $256 \times f_s$ or $512 \times f_s$ as configured using the MD0 pin. Master mode supports f_s rates of 44.1 kHz and 48 kHz. 表 8-5 shows the system clock selection for the master mode using the MD0 pin.

表 8-5. System Clock Selection for the Master Mode

MD0	SYSTEM CLOCK SELECTION (Valid for Master Mode Only)
LOW	System clock with frequency $256 \times f_s$ connected to the MD1 pin as MCLK
HIGH	System clock with frequency $512 \times f_s$ connected to the MD1 pin as MCLK

See 表 8-7 and 表 8-20 for the MD0 and MD1 pin function in the slave mode of operation.

8.3.4 Input Channel Configurations

The device consists of two pairs of analog input pins (INxP and INxM) as differential inputs for the recording channel. The device supports simultaneous recording of up to two channels using the high-performance stereo ADC. The input source for the analog pins can be from electret condenser analog microphones, micro electrical-mechanical system (MEMS) analog microphones, or line-in (auxiliary) inputs from the system board.

The voice or audio signal inputs must be capacitively coupled (AC-coupled) to the device and, for best distortion performance, use the low-voltage coefficient capacitors for AC coupling. The typical input impedance for the PCM1820-Q1 is 2.5 k Ω for the INxP or INxM pins and 10 k Ω for the PCM1821-Q1. The value of the coupling capacitor in AC-coupled mode must be chosen so that the high-pass filter formed by the coupling capacitor and the input impedance do not affect the signal content. Before proper recording can begin, this coupling capacitor must be charged up to the common-mode voltage at power-up. To enable quick charging, the device has a quick charge scheme to speed up the charging of the coupling capacitor at power-up. The default value of the quick-charge timing is set for a coupling capacitor up to 1 μ F.

8.3.5 Reference Voltage

All audio data converters require a DC reference voltage. The PCM182(0/1)-Q1 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum 1- μ F capacitor connected from the VREF pin to analog ground (AVSS). The value of this reference voltage, VREF, is set to 2.75 V, which in turn supports a $2 \times V_{RMS}$ differential full-scale input to the device. The required minimum AVDD voltage for this VREF voltage is 3 V. Do not connect any external load to a VREF pin.

8.3.6 Signal-Chain Processing

The PCM182(0/1)-Q1 signal chain is comprised of very-low-noise, high-performance, and low-power analog blocks and highly flexible and programmable digital processing blocks. The high performance and flexibility combined with a compact package makes the PCM182(0/1)-Q1 optimized for a variety of end-equipments and applications that require multichannel audio capture. 图 8-7 shows a conceptual block diagram for the PCM1820-Q1 that highlights the various building blocks used in the signal chain, and how the blocks interact in the signal chain. The PCM1821-Q1 does not support DRE.




图 8-7. Signal-Chain Processing Flowchart

The front-end dynamic range enhancer (DRE) gain amplifier in the PCM1820-Q1 is very low noise, with a 123-dB dynamic range performance. Along with a low-noise and low-distortion, multibit, delta-sigma ADC, the front-end DRE gain amplifier enables the PCM1820-Q1 to record a far-field audio signal with very high fidelity, both in quiet and loud environments. Moreover, the ADC architecture has inherent antialias filtering with a high rejection of out-of-band frequency noise around multiple modulator frequency components. Therefore, the device prevents noise from aliasing into the audio band during ADC sampling. Further on in the signal chain, an integrated, high-performance multistage digital decimation filter sharply cuts off any out-of-band frequency noise with high stop-band attenuation.

The device supports an input signal bandwidth up to 80 kHz, which allows the high-frequency non-audio signal to be recorded by using a 176.4-kHz (or higher) sample rate.

8.3.6.1 Digital High-Pass Filter

To remove the DC offset component and attenuate the undesired low-frequency noise content in the record data, the device supports a fixed high-pass filter (HPF) with -3 -dB cut-off frequency of $0.00025 \times f_s$. The HPF is not a channel-independent filter but is globally applicable for all the ADC channels. This HPF is constructed using the first-order infinite impulse response (IIR) filter, and is efficient enough to filter out possible DC components of the signal. 表 8-6 shows the fixed -3 -dB cutoff frequency value. 图 8-8 shows a frequency response plot for the HPF filter.

表 8-6. HPF Cutoff Frequency Value

-3-dB CUTOFF FREQUENCY VALUE	-3-dB CUTOFF FREQUENCY AT 16 kHz SAMPLE RATE	-3-dB CUTOFF FREQUENCY AT 48 kHz SAMPLE RATE
$0.00025 \times f_s$	4 Hz	12 Hz




图 8-8. HPF Filter Frequency Response Plot

8.3.6.2 Configurable Digital Decimation Filters

The device record channel includes a high dynamic range, built-in digital decimation filter to process the oversampled data from the multibit delta-sigma ($\Delta\Sigma$) modulator to generate digital data at the same Nyquist sampling rate as the FSYNC rate. The decimation filter can be chosen from two different types only in slave mode, depending on the required frequency response, group delay, and phase linearity requirements for the target application. The selection of the decimation filter option can be done by the MD0 pin. 表 8-7 shows the decimation filter mode selection for the record channel.

表 8-7. Decimation Filter Mode Selection for the Record Channel

MD0	DECIMATION FILTER MODE SELECTION (Supported Only in Slave Mode)
LOW	Linear phase filters are used for the decimation in slave mode. For master mode, the device always use linear phase filters for the decimation.
HIGH	Low latency filters are used for the decimation in slave mode. For master mode, the device always use linear phase filters for the decimation.

8.3.6.2.1 Linear Phase Filters

The linear phase decimation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.

8.3.6.2.1.1 Sampling Rate: 8 kHz or 7.35 kHz

図 8-9 and 図 8-10 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 8 kHz or 7.35 kHz. 表 8-8 lists the specifications for a decimation filter with an 8-kHz or 7.35-kHz sampling rate.




图 8-9. Linear Phase Decimation Filter Magnitude Response




图 8-10. Linear Phase Decimation Filter Pass-Band Ripple

表 8-8. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.454 \times f_s$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.58 \times f_s$ to $4 \times f_s$	72.7			dB
	Frequency range is $4 \times f_s$ onwards	81.2			
Group delay or latency	Frequency range is 0 to $0.454 \times f_s$		17.1		$1/f_s$

8.3.6.2.1.2 Sampling Rate: 16 kHz or 14.7 kHz

Figure 8-11 and Figure 8-12 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 16 kHz or 14.7 kHz. Table 8-9 lists the specifications for a decimation filter with an 16-kHz or 14.7-kHz sampling rate.




Figure 8-11. Linear Phase Decimation Filter Magnitude Response




Figure 8-12. Linear Phase Decimation Filter Pass-Band Ripple

Table 8-9. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.454 \times f_s$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.58 \times f_s$ to $4 \times f_s$	73.3			dB
	Frequency range is $4 \times f_s$ onwards	95.0			
Group delay or latency	Frequency range is 0 to $0.454 \times f_s$		15.7		$1/f_s$

8.3.6.2.1.3 Sampling Rate: 24 kHz or 22.05 kHz

Figure 8-13 and Figure 8-14 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 24 kHz or 22.05 kHz. Table 8-10 lists the specifications for a decimation filter with an 24-kHz or 22.05-kHz sampling rate.




Figure 8-13. Linear Phase Decimation Filter Magnitude Response




Figure 8-14. Linear Phase Decimation Filter Pass-Band Ripple

Table 8-10. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.454 \times f_s$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.58 \times f_s$ to $4 \times f_s$	73.0			dB
	Frequency range is $4 \times f_s$ onwards	96.4			

表 8-10. Linear Phase Decimation Filter Specifications (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Group delay or latency	Frequency range is 0 to $0.454 \times f_s$		16.6		$1/f_s$

8.3.6.2.1.4 Sampling Rate: 32 kHz or 29.4 kHz

Figure 8-15 and Figure 8-16 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 32 kHz or 29.4 kHz. Table 8-11 lists the specifications for a decimation filter with an 32-kHz or 29.4-kHz sampling rate.




Figure 8-15. Linear Phase Decimation Filter Magnitude Response




Figure 8-16. Linear Phase Decimation Filter Pass-Band Ripple

表 8-11. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.454 \times f_s$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.58 \times f_s$ to $4 \times f_s$	73.7			dB
	Frequency range is $4 \times f_s$ onwards	107.2			
Group delay or latency	Frequency range is 0 to $0.454 \times f_s$		16.9		$1/f_s$

8.3.6.2.1.5 Sampling Rate: 48 kHz or 44.1 kHz

Figure 8-17 and Figure 8-18 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 48 kHz or 44.1 kHz. Table 8-12 lists the specifications for a decimation filter with an 48-kHz or 44.1-kHz sampling rate.




Figure 8-17. Linear Phase Decimation Filter Magnitude Response






Figure 8-18. Linear Phase Decimation Filter Pass-Band Ripple

表 8-12. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.454 \times f_S$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.58 \times f_S$ to $4 \times f_S$	73.8			dB
	Frequency range is $4 \times f_S$ onwards	98.1			
Group delay or latency	Frequency range is 0 to $0.454 \times f_S$		17.1		$1/f_S$

8.3.6.2.1.6 Sampling Rate: 96 kHz or 88.2 kHz


图 8-19 and 图 8-20 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 96 kHz or 88.2 kHz. 表 8-13 lists the specifications for a decimation filter with an 96-kHz or 88.2-kHz sampling rate.

**图 8-19. Linear Phase Decimation Filter Magnitude Response****图 8-20. Linear Phase Decimation Filter Pass-Band Ripple****表 8-13. Linear Phase Decimation Filter Specifications**


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.454 \times f_S$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.58 \times f_S$ to $4 \times f_S$	73.6			dB
	Frequency range is $4 \times f_S$ onwards	97.9			
Group delay or latency	Frequency range is 0 to $0.454 \times f_S$		17.1		$1/f_S$

8.3.6.2.1.7 Sampling Rate: 192 kHz or 176.4 kHz

图 8-21 and 图 8-22 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 192 kHz or 176.4 kHz. 表 8-14 lists the specifications for a decimation filter with an 192-kHz or 176.4-kHz sampling rate.



8-21. Linear Phase Decimation Filter Magnitude Response



8-22. Linear Phase Decimation Filter Pass-Band Ripple

表 8-14. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.3 \times f_s$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.473 \times f_s$ to $4 \times f_s$	70.0			dB
	Frequency range is $4 \times f_s$ onwards	111.0			
Group delay or latency	Frequency range is 0 to $0.3 \times f_s$		11.9		$1/f_s$

8.3.6.2.2 Low-Latency Filters

For applications where low latency with minimal phase deviation (within the audio band) is critical, the low-latency decimation filters on the PCM182(0/1)-Q1 can be used. The device supports these filters with a group delay of approximately seven samples with an almost linear phase response within the $0.365 \times f_s$ frequency band. This section provides the filter performance specifications and various plots for all supported output sampling rates for the low-latency filters.

8.3.6.2.2.1 Sampling Rate: 16 kHz or 14.7 kHz

Figure 8-23 shows the magnitude response and Figure 8-24 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 16 kHz or 14.7 kHz. Table 8-15 lists the specifications for a decimation filter with a 16-kHz or 14.7-kHz sampling rate.




Figure 8-23. Low-Latency Decimation Filter Magnitude Response




Figure 8-24. Low-Latency Decimation Filter Pass-Band Ripple and Phase Deviation

Table 8-15. Low-Latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.451 \times f_s$	-0.05		0.05	dB
Stop-band attenuation	Frequency range is $0.61 \times f_s$ onwards	87.3			dB
Group delay or latency	Frequency range is 0 to $0.363 \times f_s$		7.6		$1/f_s$
Group delay deviation	Frequency range is 0 to $0.363 \times f_s$	-0.022		0.022	$1/f_s$
Phase deviation	Frequency range is 0 to $0.363 \times f_s$	-0.21		0.25	Degrees

8.3.6.2.2.2 Sampling Rate: 24 kHz or 22.05 kHz

Figure 8-25 shows the magnitude response and Figure 8-26 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 24 kHz or 22.05 kHz. Table 8-16 lists the specifications for a decimation filter with a 24-kHz or 22.05-kHz sampling rate.





表 8-16. Low-Latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.459 \times f_s$	-0.01		0.01	dB
Stop-band attenuation	Frequency range is $0.6 \times f_s$ onwards	87.2			dB
Group delay or latency	Frequency range is 0 to $0.365 \times f_s$		7.5		$1/f_s$
Group delay deviation	Frequency range is 0 to $0.365 \times f_s$	-0.026		0.026	$1/f_s$
Phase deviation	Frequency range is 0 to $0.365 \times f_s$	-0.26		0.30	Degrees

8.3.6.2.2.3 Sampling Rate: 32 kHz or 29.4 kHz

Figure 8-27 shows the magnitude response and Figure 8-28 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 32 kHz or 29.4 kHz. Table 8-17 lists the specifications for a decimation filter with a 32-kHz or 29.4-kHz sampling rate.







表 8-17. Low-Latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.457 \times f_S$	-0.04		0.04	dB
Stop-band attenuation	Frequency range is $0.6 \times f_S$ onwards	88.3			dB
Group delay or latency	Frequency range is 0 to $0.368 \times f_S$		8.7		$1/f_S$
Group delay deviation	Frequency range is 0 to $0.368 \times f_S$	-0.026		0.026	$1/f_S$
Phase deviation	Frequency range is 0 to $0.368 \times f_S$	-0.26		0.31	Degrees

8.3.6.2.2.4 Sampling Rate: 48 kHz or 44.1 kHz

Figure 8-29 shows the magnitude response and Figure 8-30 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 48 kHz or 44.1 kHz. Table 8-18 lists the specifications for a decimation filter with a 48-kHz or 44.1-kHz sampling rate.

**图 8-29. Low-Latency Decimation Filter Magnitude Response****图 8-30. Low-Latency Decimation Filter Pass-Band Ripple and Phase Deviation****表 8-18. Low-Latency Decimation Filter Specifications**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.452 \times f_S$	-0.015		0.015	dB
Stop-band attenuation	Frequency range is $0.6 \times f_S$ onwards	86.4			dB
Group delay or latency	Frequency range is 0 to $0.365 \times f_S$		7.7		$1/f_S$
Group delay deviation	Frequency range is 0 to $0.365 \times f_S$	-0.027		0.027	$1/f_S$
Phase deviation	Frequency range is 0 to $0.365 \times f_S$	-0.25		0.30	Degrees

8.3.6.2.2.5 Sampling Rate: 96 kHz or 88.2 kHz

Figure 8-31 shows the magnitude response and Figure 8-32 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 96 kHz or 88.2 kHz. Table 8-19 lists the specifications for a decimation filter with a 96-kHz or 88.2-kHz sampling rate.





表 8-19. Low-Latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to $0.466 \times f_s$	-0.04		0.04	dB
Stop-band attenuation	Frequency range is $0.6 \times f_s$ onwards	86.3			dB
Group delay or latency	Frequency range is 0 to $0.365 \times f_s$		7.7		$1/f_s$
Group delay deviation	Frequency range is 0 to $0.365 \times f_s$	-0.027		0.027	$1/f_s$
Phase deviation	Frequency range is 0 to $0.365 \times f_s$	-0.26		0.30	Degrees

8.3.7 Dynamic Range Enhancer (DRE)

The device integrates an ultra-low noise front-end DRE gain amplifier with 123-dB dynamic range performance with a low-noise, low-distortion, multibit delta-sigma ($\Delta\Sigma$) ADC with a 113-dB dynamic range. The dynamic range enhancer (DRE) is a digitally assisted algorithm to boost the overall channel performance. The DRE monitors the incoming signal amplitude and accordingly adjusts the internal DRE amplifier gain automatically. The DRE achieves a complete-channel dynamic range as high as 123 dB. At a system level, the DRE scheme enables far-field, high-fidelity recording of audio signals in very quiet environments and low-distortion recording in loud environments.

The DRE can be enabled only in slave mode by driving the MD1 pin high. 表 8-20 shows the DRE selection for the record channel. Additionally, this feature is only supported in the PCM1820-Q1 and not in the PCM1821-Q1.

表 8-20. DRE Selection for the Record Channel

MD1	DRE SELECTION (Supported Only in Slave Mode)
Low	The DRE is disabled in slave mode. For master mode, the DRE is always disabled.
High	The DRE is enabled with DRE_LVL = -36 dB and DRE_MAXGAIN = 24 dB in slave mode. For master mode, the DRE is always disabled.

This algorithm is implemented with very low latency and all signal chain blocks are designed to minimize any audible artifacts that may occur resulting from dynamic gain modulation. The target signal threshold level (DRE_LVL), at which the DRE is triggered, is fixed to the -36-dB input signal level. The DRE gain range can be dynamically modulated by using DRE_MAXGAIN, which is fixed to 24 dB to maximize the benefit of the DRE in real-world applications and to minimize any audible artifacts.

Enabling the DRE for processing increases the power consumption of the device because of increased signal processing. Therefore, disable the DRE for low-power critical applications. Furthermore, the DRE is not supported for output sample rates greater than 48 kHz.

8.4 Device Functional Modes

8.4.1 Active Mode

The device wakes up in active mode when AVDD and IOVDD are available. Configure all hardware control pins (MSZ, MD0, MD1, and FMT0) for the device desired mode of operation before enabling clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up all ADC channels and starts transmitting data over the audio serial interface. If the clocks are stopped, then the device auto powers down the ADC channels.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


9.1 Application Information

The PCM182(0/1)-Q1 is a multichannel, high-performance audio analog-to-digital converter (ADC) that supports output sample rates of up to 192 kHz. The device supports up to two analog microphones for simultaneous recording applications.

The PCM182(0/1)-Q1 configuration is supported using various hardware pin control options. The device supports a highly flexible, audio serial interface (TDM and I²S) to transmit audio data seamlessly in the system across devices.

9.2 Typical Application

9-1 shows a typical configuration of the PCM182(0/1)-Q1 for an application using stereo analog microelectrical-mechanical system (MEMS) microphones for simultaneous recording operation with a time-division multiplexing (TDM) audio data slave interface. For best distortion performance, use input AC-coupling capacitors with a low-voltage coefficient.



9-1. Two-Channel Analog Microphone Recording Diagram for 3.3-V AVDD Operation

9.2.1 Design Requirements

表 9-1 lists the design parameters for this application.

表 9-1. Design Parameters

KEY PARAMETER	SPECIFICATION: 3.3-V AVDD OPERATION
AVDD	3.3 V
AVDD supply current consumption	12.9 mA (two-channel recording, $f_s = 48$ kHz)
IOVDD	1.8 V or 3.3 V


9.2.2 Detailed Design Procedure

This section describes the necessary steps to configure the PCM182(0/1)-Q1 for this specific application. The following steps provide a sequence of steps that must be executed in the time between powering the device up and reading data from the device or transitioning from one mode to another mode of operation.


1. Apply power to the device:
 - a. Power-up the IOVDD and AVDD power supplies
 - b. The device now goes into low-power mode
2. Configure the pins for correct configuration:
 - a. Connect the MSZ, FMT0, MD0, and MD1 pin voltages for the desired configuration
 - b. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio
See the [Phase-Locked Loop \(PLL\) and Clock Generation](#) section for supported sample rates and the BCLK to FSYNC ratio
 - c. The device recording data are now sent to the host processor via the audio serial data bus
3. Stop the clocks to stop recording of data at any time

9.2.3 Application Curves


Measurements are done on the EVM by feeding the device analog input signal using audio precision and with a 3.3-V AVDD supply.




9-2. PCM1820-Q1: FFT With a –60-dBr Input With DRE Enabled




9-3. PCM1820-Q1: THD+N vs Input Amplitude With DRE Enabled




9-4. PCM1820-Q1: FFT With a –60-dBr Input With DRE Disabled



9-5. PCM1820-Q1: THD+N vs Input Amplitude With DRE Disabled



9-6. PCM1821-Q1: FFT With a –60-dBr Input



9-7. PCM1821-Q1: THD+N vs Input Amplitude

10 Power Supply Recommendations

The power-supply sequence between the IOVDD and AVDD rails can be applied in any order. However, do not provide any clocks until the IOVDD and AVDD supply voltage settles to a stable and supported operating voltage range. Provide the clocks (FSYNC and BCLK) only when all hardware control pins (MSZ, MD0, MD1, FMT0, and FMT1) are driven to the voltage level for the device desired mode of operation.

For the supply power-up requirement, t_1 and t_2 must be at least 100 μ s. For the supply power-down requirement, t_3 and t_4 must be at least 10 ms. This timing (as shown in [Figure 10-1](#)) allows the device to ramp down the volume on the record data, power down the analog and digital blocks, and put the device into hardware shutdown mode.




Figure 10-1. Power-Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than 1 V/ μ s and that the wait time between a power-down and a power-up event is at least 100 ms.


11 Layout

11.1 Layout Guidelines

Each system design and printed circuit board (PCB) layout is unique. The layout must be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize the device performance:

- Connect the thermal pad to ground. Use a via pattern to connect the device thermal pad, which is the area directly under the device, to the ground planes. This connection helps dissipate heat from the device.
- The decoupling capacitors for the power supplies must be placed close to the device pins.
- Route the analog differential audio signals differentially on the PCB for better noise immunity. Avoid crossing digital and analog signals to prevent undesirable crosstalk.
- The device internal voltage references must be filtered using external capacitors. Place the filter capacitors near the VREF pin for optimal performance.
- Directly short the VREF external capacitor ground terminal to the AVSS pin without using any vias for this connection trace.
- Use ground planes to provide the lowest impedance for power and signal current between the device and the decoupling capacitors. Treat the area directly under the device as a central ground area for the device, and all device grounds must be connected directly to that area.

11.2 Layout Example



✎ 11-1. Example Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.3 Trademarks

Burr-Brown™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OUTLINE

RTE0020A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT**WQFN - 0.8 mm max height****RTE0020A**

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0020A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
86% PRINTED COVERAGE BY AREA
SCALE: 20X

4225900/A 06/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PCM1820QRTERQ1	Active	Production	WQFN (RTE) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1820Q
PCM1820QRTERQ1.A	Active	Production	WQFN (RTE) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1820Q
PCM1821QRTERQ1	Active	Production	WQFN (RTE) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1821Q
PCM1821QRTERQ1.A	Active	Production	WQFN (RTE) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1821Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF PCM1820-Q1, PCM1821-Q1 :

- Catalog : [PCM1820](#), [PCM1821](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1820QRTERQ1	WQFN	RTE	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
PCM1821QRTERQ1	WQFN	RTE	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1820QRTERQ1	WQFN	RTE	20	3000	367.0	367.0	35.0
PCM1821QRTERQ1	WQFN	RTE	20	3000	367.0	367.0	35.0




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4225900/A 06/2020

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0020A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
86% PRINTED COVERAGE BY AREA
SCALE: 20X

4225900/A 06/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated