

PCM1809

JAJSUY5 - MAY 2024

PCM1809 ステレオ チャネル、 102dB ダイナミック レンジのオーディオ ADC

1 特長

- ステレオ 低消費電力 ADC:
 - 2 チャネルのアナログ マイクロフォンまたはライン入 力
- ADC ラインおよびマイクロフォンの差動およびシング ルエンド入力性能:
 - PCM1809 ダイナミック レンジ:
 - 差動入力:104dB
 - シングル エンド入力:102dB
 - THD+N:-95 dB
- 2V_{RMS} の差動フルスケール入力
- 直結
 - 広い入力同相範囲をサポート
 - AC/DC カップリングをサポート
- ADC サンプル レート (f_S):8kHz~192kHz
- ハードウェアピン制御構成
- 線形位相または低レイテンシフィルタを選択可能
- 柔軟なオーディオ シリアル データ インターフェイス
 - コントローラまたはターゲットのインターフェイス選択
 - 32 ビット、2 チャネル TDM
 - 32 ビット、2 チャネル I²S
- オーディオ クロック喪失時の自動パワーダウン
- 高性能オーディオ PLL を内蔵
- 単一電源動作:3.3 V
- I/O 電源動作:3.3 V または 1.8 V
- 3.3V AVDD 電源での消費電力:
 - 16kHz サンプル・レートで 19.6 mW/ch
 - 48kHz サンプル・レートで 21.3 mW/ch

2 アプリケーション

- スマートスピーカ
- DVD レコーダおよびプレーヤ
- AV レシーバ
- テレビ会議システム
- IP ネットワーク カメラ

3 概要


PCM1809 は、最大 2 つのアナログ チャネルの同時サン プリングをサポートする低消費電力オーディオ A/D コンバ ータ (ADC) です。本デバイスは、2V_{RMS} フルスケール差 動信号のシングルエンドおよび差動のラインおよびマイク ロフォン入力をサポートしています。 フェーズ ロック ルー プ (PLL)、DC 除去ハイパス フィルタ (HPF) を内蔵し、最 高 192kHz のサンプル レートに対応しています。TDM (時分割多重) または I2S オーディオ フォーマットをサポー トしており、これらのフォーマットはハードウェアピンの入力 レベルで選択できます。また、PCM1809 は、オーディオ バス インターフェイス動作をコントローラ モードまたはター ゲットモードに選択できます。これらの機能を内蔵し、か つ 3.3V 単一電源で動作できることから、本デバイスは、 低コストと省スペースが求められるマイクロフォン録音アプ リケーションのオーディオ システムに理想的な選択肢で

PCM1809 は -40°C~+105°Cで動作が規定されており、 20 ピンの WQFN パッケージで供給されます。

製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾				
PCM1809	WQFN (20)	3.00mm × 3.00mm、 0.5mm ピッチ				

- (1) 利用可能なパッケージについては、データシートの末尾にあるパ ッケージオプションについての付録を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



概略ブロック図



Table of Contents

1	特長	. 1
2	アプリケーション	1
	概要	
4	Pin Configuration and Functions	.3
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	
	5.5 Electrical Characteristics	. 5
	5.6 Timing Requirements: TDM, I ² S or LJ Interface	
	5.7 Switching Characteristics: TDM, I ² S or LJ	
	Interface	. 7
	5.8 Typical Characteristics	. 8
6	Detailed Description	
	6.1 Overview	
	6.2 Functional Block Diagram	
	6.3 Feature Description	

6.4 Device Functional Modes	24
7 Application and Implementation	25
7.1 Application Information	
7.2 Typical Application	
8 Power Supply Recommendations	
9 Layout	
9.1 Layout Guidelines	
9.2 Layout Example	
10 Device and Documentation Support	
10.1 ドキュメントの更新通知を受け取る方法	
10.2 サポート・リソース	
10.3 Trademarks	
10.4 静電気放電に関する注意事項	29
10.5 用語集	
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	29

4 Pin Configuration and Functions




図 4-1. RTE Package, 20-Pin WQFN With Exposed Thermal Pad, Top View

表 4-1. Pin Functions

	PIN	TYPE	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
1	IN1P	Analog input	Analog input 1P pin.	
2	IN1M	Analog input	Analog input 1M pin.	
3	IN2P	Analog input	Analog input 2P pin.	
4	IN2M	Analog input	Analog input 2M pin. Short this pin directly to the board ground plane	
5	VSS	Analog Supply	Short this pin directly to the board ground plane.	
6	SDOUT	Digital output	Audio serial data interface bus output.	
7	BCLK	Digital I/O	Audio serial data interface bus bit clock.	
8	FSYNC	Digital I/O	Audio serial data interface bus frame synchronization signal.	
9	IOVDD	Digital supply	Digital I/O power supply (1.8 V or 3.3 V, nominal).	
10	VSS	Analog supply	Short this pin directly to the board ground plane.	
11	MD1	Digital input	Device configuration mode select 1 pin.	
12	MD0	Digital input	Device configuration mode select 0 pin.	
13	MSZ	Digital input	Audio interface bus controller or target select pin.	
14	DREG	Digital supply	Digital regulator output voltage for digital core supply (1.5 V, nominal).	
15	VSS	Analog supply	Short this pin directly to the board ground plane.	
16	AVDD	Analog supply	Analog power (3.3 V, nominal).	
17	AREG	Analog supply	Analog on-chip regulator output voltage for analog supply (1.8 V, nominal).	
18	VREF	Analog	Analog reference voltage filter output.	
19	FMT0	Digital input	Audio interface format select pin referred to AVDD supply.	
20	VSS	Analog supply	Short this pin directly to the board ground plane.	
Therma	al Pad (VSS)	Ground supply	Thermal pad shorted to internal device ground. Short thermal pad directly to board ground plane.	

3

JAJSUY5 - MAY 2024



5 Specifications

5.1 Absolute Maximum Ratings

over the operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	AVDD to AVSS	-0.3	3.9	
Supply voltage	AREG to AVSS	-0.3	2.0	V
	IOVDD to VSS (thermal pad)	-0.3	3.9	
Ground voltage differences	AVSS to VSS (thermal pad)	-0.3	0.3	V
Analog input voltage	Analog input pins voltage to AVSS	-0.3	AVDD + 0.3	V
Digital input voltage	Digital input pins voltage to VSS (thermal pad)	-0.3	IOVDD + 0.3	V
	Operating ambient, T _A	-40	105	
Temperature	Junction, T _J	-40	150	°C
	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	\ \ \ \

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
POWER					
AVDD, AREG ⁽¹⁾	Analog supply voltage AVDD to AVSS (AREG is generated using onchip regulator) - AVDD 3.3-V operation	3.0	3.3	3.6	V
IOVDD	IO supply voltage to VSS (thermal pad) - IOVDD 3.3-V operation	3.0	3.3	3.6	V
	IO supply voltage to VSS (thermal pad) - IOVDD 1.8-V operation	1.65	1.8	1.95	V
INPUTS				'	
	Analog input pins and FMT0 voltage to VSS	0		AVDD	V
	Digital input pins voltage(except FMT0) to VSS (thermal pad)	0		IOVDD	V
TEMPERA	TURE			'	
T _A	Operating ambient temperature	-40		105	°C
OTHERS				'	
	Digital input pin used as MCLK input clock frequency			36.864	MHz
C _L	Digital output load capacitance		20	50	pF

⁽¹⁾ AVSS and VSS (thermal pad): all ground pins must be tied together and must not differ in voltage by more than 0.2 V.

5.4 Thermal Information

		PCM1809	
	THERMAL METRIC ⁽¹⁾	RTE (WQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.4	°C/W

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



		PCM1809	
	THERMAL METRIC ⁽¹⁾	RTE (WQFN)	UNIT
		20 PINS	
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	16.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the spra953 application report.

5.5 Electrical Characteristics

at T_A = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, f_{IN} = 1-kHz sinusoidal signal, f_S = 48 kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP I	MAX UNI	IT
ADC CON	FIGURATION				
	AC input impedance (PCM1821)	Input pins INxP or INxM	10	kΩ)
ADC PERF	FORMANCE FOR LINE, MICRO	PHONE INPUT RECORDING : AVDD 3.3-V OPERATION			
	Differential input full-scale AC signal voltage	AC-coupled input	2	V _{RM}	иS
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾ (2)	IN1 differential input selected and AC signal shorted to ground	104	dB	3
DR	Dynamic range, A- weighted ⁽¹⁾ (2)	IN1 differential input selected and –60-dB full-scale AC signal input	104	dB	3
THD+N	Total harmonic distortion ⁽²⁾	IN1 differential input selected and –1-dB full-scale AC signal input	-95	dB	3
	Differential input full-scale AC signal voltage	DC-coupled input	2	V _{RM}	иs
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾ (2)	IN1 differential input with DC coupling selected and AC signal shorted to ground	104	dB	3
DR	Dynamic range, A-weighted ⁽¹⁾ (2)	IN1 differential input with DC coupling selected and –60-dB full-scale AC signal input	104	dB	3
THD+N	Total harmonic distortion ⁽²⁾	IN1 differential input with DC coupling selected and -1-dB full-scale AC signal input	-95	dB	3
	Single Ended input full- scale AC signal voltage	AC-coupled input	1	V _{RM}	иs
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾ (2)	IN1 Single ended input with AC coupling on IN1P with IN1M ground and AC signal shorted to ground	100 102	dB	3
DR	Dynamic range, A- weighted ⁽¹⁾ (2)	IN1 Single ended input with AC coupling on IN1P with IN1M ground and –60-dB full-scale AC signal input	102	dB	3
THD+N	Total harmonic distortion ⁽²⁾	IN1 Single ended input with AC coupleing on IN1P with IN1M ground and –1-dB full-scale AC signal input	-88	dB	3
	Single Ended input full- scale AC signal voltage	DC-coupled input	1	V _{RM}	иs
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾ (2)	IN1 Single ended input with DC coupling on IN1P with IN1M ground and AC signal shorted to ground	102	dB	3
DR	Dynamic range, A-weighted ⁽¹⁾ (2)	IN1 Single ended input with DC coupling on IN1P with IN1M ground and –60-dB full-scale AC signal input	102	dB	3
THD+N	Total harmonic distortion ⁽²⁾	IN1 Single ended input with DC coupling on IN1P with IN1M ground and –1-dB full-scale AC signal input	-88	dB	3
ADC OTHE	ER PARAMETERS				
	Output data sample rate		7.35	192 kHz	Z
	Output data sample word length			32 Bits	.s
	Interchannel isolation	-1-dB full-scale AC-signal input to non measurement channel	-124	dB	3
	Interchannel gain mismatch	-6-dB full-scale AC-signal input	0.1	dB	3
	Gain drift ⁽⁴⁾	Across temperature range -40°C to 105°C	40.5	ppm/	/°C



at T_A = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, f_{IN} = 1-kHz sinusoidal signal, f_S = 48 kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Interchannel phase mismatch	1-kHz sinusoidal signal		0.02		Degrees	
	Phase drift ⁽⁵⁾	1-kHz sinusoidal signal, across temperature range -40°C to 105°C		0.0005		Degrees/°C	
PSRR	Power-supply rejection ratio	100-mV _{PP} , 1-kHz sinusoidal signal on AVDD, differential input selected, 0-dB channel gain		102		dB	
PSRR	Power-supply rejection ratio	100-mV _{PP} , 1-kHz sinusoidal signal on AVDD, single ended input selected, 0-dB channel gain		102		dB	
DIGITAL I/	0						
	Low-level digital input logic	All digital pins except FMT0, IOVDD 1.8-V operation	-0.3		0.30 × IOVDD	V	
V _{IL}	voltage threshold	All digital pins except FMT0, IOVDD 3.3-V operation	-0.3		0.8		
		FMT0 Pin	-0.3		0.8	V	
		All digital pins except FMT0, IOVDD 1.8-V operation	0.7 × IOVDD	I	OVDD + 0.3	.,	
V _{IH}	High-level digital input logic voltage threshold	All digital pins except FMT0, IOVDD 3.3-V operation	2.1	I	OVDD + 0.3	V	
	voltage tillesiloid	FMT0 Pin	2.1		AVDD + 0.3	V	
.,	Low-level digital output	All digital pins, I _{OL} = –2 mA, IOVDD 1.8-V operation			0.45	.,	
V _{OL}	voltage	All digital pins, I _{OL} = –2 mA, IOVDD 3.3-V operation			0.4	V	
V _{OH}	High-level digital output	All digital pins, I _{OH} = 2 mA, IOVDD 1.8-V operation	IOVDD – 0.45			V	
011	voltage	All digital pins, I _{OH} = 2 mA, IOVDD 3.3-V operation	2.4				
I _{IH}	Input logic-high leakage for digital inputs	All digital pins, input = IOVDD	-5	0.1	5	μA	
I _{IL}	Input logic-low leakage for digital inputs	All digital pins, input = 0 V	-5	0.1	5	μA	
C _{IN}	Input capacitance for digital inputs	All digital pins		5		pF	
R _{PD}	Pulldown resistance for digital I/O pins when asserted on			20		kΩ	
TYPICAL S	SUPPLY CURRENT CONSUMP	TION	1				
I _{AVDD}		AVDD = 3.3 V, internal AREG		0.5		mA	
I _{IOVDD}	Current consumption with all Clocks disabled	All external clocks stopped, IOVDD = 3.3 V		0.5			
I _{IOVDD}	all Clocks disabled	All external clocks stopped, IOVDD = 1.8 V		0.3		μA	
I _{AVDD}	Current consumption with	AVDD = 3.3 V, internal AREG		11.9			
I _{IOVDD}	ADC 2-channel operating at f _S 16-kHz, BCLK = 256 ×	IOVDD = 3.3 V		0.05		mA	
I _{IOVDD}	f _S	IOVDD = 1.8 V		0.02			
I _{AVDD}	Current consumption with	AVDD = 3.3 V, internal AREG		12.9			
I _{IOVDD}	ADC 2-channel operating	IOVDD = 3.3 V		0.1		mA	
I _{IOVDD}	at f_S 48-kHz, BCLK = 256 × f_S	IOVDD = 1.8 V		0.05			
10100	"		1			1	

- (1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured Aweighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
- (2) All performance measurements done with a 20-kHz, low-pass filter and, where noted, an A-weighted filter. Failure to use such a filter may result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.
- (3) For best distortion performance, use input AC-coupling capacitors with a low-voltage-coefficient.
- (4) Gain drift =gain_variation(in temperature range)/ typical gain value(gain at room temperature) / temperature range × 10⁶ measured with gain in linear scale.
- (5) Phase drift =phase deviation(in temperature range)/ (temperature range).

Copyright © 2024 Texas Instruments Incorporated



5.6 Timing Requirements: TDM, I²S or LJ Interface

at T_A = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see for timing diagram

			MIN	NOM MAX	UNIT
t _(BCLK)	BCLK period		40		ns
t _{H(BCLK)}	BCLK high pulse duration (1)		25		ns
t _{L(BCLK)}	BCLK low pulse duration (1)		25		ns
t _{SU(FSYNC)}	FSYNC setup time		8		ns
t _{HLD(FSYNC)}	FSYNC hold time		8		ns
t _{r(BCLK)}	BCLK rise time	10% - 90% rise time ⁽²⁾		10	ns
t _{f(BCLK)}	BCLK fall time	90% - 10% fall time ⁽²⁾		10	ns

⁽¹⁾ The BCLK minimum high or low pulse duration must be higher than 25 ns (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

5.7 Switching Characteristics: TDM, I²S or LJ Interface

at $T_A = 25$ °C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see for timing diagram

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{d(SDOUT-BCLK)}	BCLK to SDOUT delay	50% of BCLK to 50% of SDOUT	3	18	ns
$t_{d(SDOUT\text{-}FSYNC)}$	FSYNC to SDOUT delay in TDM or LJ mode (for MSB data with TX_OFFSET = 0)	50% of FSYNC to 50% of SDOUT		18	ns
f _(BCLK)	BCLK output clock frequency: controller mode (1)			24.576	MHz
t _{H(BCLK)}	BCLK high pulse duration: controller mode		14		ns
t _{L(BCLK)}	BCLK low pulse duration: controller mode		14		ns
t _{d(FSYNC)}	BCLK to FSYNC delay: controller mode	50% of BCLK to 50% of FSYNC	3	18	ns
t _{r(BCLK)}	BCLK rise time: controller mode	10% - 90% rise time		8	ns
t _{f(BCLK)}	BCLK fall time: controller mode	90% - 10% fall time		8	ns

⁽¹⁾ The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信


1

⁽²⁾ BCLK maximum rise and fall time can be relaxed to 13ns if BCLK frequency used in the system is below 20MHz. This can cause noise increase due to higher clock jitter.



5.8 Typical Characteristics

at T_A = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, f_{IN} = 1-kHz sinusoidal signal, f_S = 48 kHz, 32-bit audio data, BCLK = 256 × f_S , TDM target mode, PLL on, channel gain = 0 dB, and linear phase decimation filter (unless otherwise noted); all performance measurements are done with a 20-kHz, low-pass filter, an A-weighted filter and scaled to 0dBFS





6 Detailed Description


6.1 Overview

The PCM1809 is a high-performance, low-power, stereo-channel, audio analog-to-digital converter (ADC) with flexible audio interface control options. This device is intended for applications in voice-activated systems, AV receivers, tv and blu-ray players, professional microphones, audio conferencing, portable computing, communication, and entertainment applications. The high dynamic range of the device enables far-field audio recording with high fidelity. This device integrates a host of features that reduces cost, board space, and power consumption in space-constrained applications. The device features are controlled through hardware by pulling pins high or low with resistors or a controller general-purpose inut/output (GPIO). The PCM1809 also supports a power-down and reset function by means of halting the system clock.

The PCM1809 consists of the following blocks and features:

- Stereo-channel, multibit, low-power delta-sigma (ΔΣ) ADC
- Differential audio inputs with a 2-V_{RMS} full-scale signal
- Hardware pin control operation to select the device features
- Audio bus serial interface controller or target select option
- · Audio bus serial interface format select option
- · Target mode supports the audio bus serial interface up to 192 kHz sampling
- Target mode supports decimation filters with linear-phase or low-latency filter selection
- Controller mode operation supported using a system clock of 256 × f_S or 512 × f_S
- Power-down function by means of halting the audio clocks
- Integrated high-pass filter (HPF) that removes the DC component of the input signal
- Integrated low-jitter phase-locked loop (PLL) supporting a wide range of system clocks
- Integrated digital and analog voltage regulators to support single-supply, 3.3-V operation

6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 Hardware Control

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system. The MSZ, MD0, MD1, and FMT0 pins allow the device to be controlled by either pullup or pulldown resistors.

6.3.2 Audio Serial Interfaces

Digital audio data flows between the host processor and the PCM1809 on the digital audio serial interface (ASI), or audio bus. This highly flexible ASI bus includes a TDM mode for multichannel operation, support for the I²S, and the pin-selectable controller-target configurability for bus clock lines.

The device supports an audio bus controller or target mode of operation using the hardware pin MSZ. In target mode, FSYNC and BCLK work as input pins whereas in controller mode, FSYNC and BCLK work as output pins generated by the device. 表 6-1 shows the controller and target mode selection using the MSZ pin.

表 6-1. Controller and Target Mode Selection

MSZ	CONTROLLER AND TARGET SELECTION
Low	Target mode of operation
High	Controller ode of operation

The bus protocol TDM or I^2S format can be selected by using the FMT0 pin. As shown in $\frac{1}{2}$ 6-2, these modes are all most significant byte (MSB)-first, pulse code modulation (PCM) data format, with an output channel data word-length of 32 bits.

表 6-2. Audio Serial Interface Format

FMT0	AUDIO SERIAL INTERFACE FORMAT
Low	2-channel output with inter IC sound (I ² S) mode
High	2-channel output with time division multiplexing (TDM) mode

6.3.2.1 Time Division Multiplexed Audio (TDM) Interface

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit (except the MSB of slot 0 when TX_OFFSET equals 0) is transmitted on the rising edge of BCLK. \boxtimes 6-1 to \boxtimes 6-4 illustrate the protocol timing for TDM operation with various configurations.




図 6-1. TDM Mode Protocol Timing (FMT0 = LOW) In Target Mode

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated






図 6-4. TDM Mode Protocol Timing (FMT0 = HIGH) In Controller Mode

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels times the 32-bits word length of the output channel data. The device transmits a zero data value on SDOUT for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well.

6.3.2.2 Inter IC Sound (I2S) Interface

The standard I²S protocol is defined for only two channels: left and right. In I²S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *falling* edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK in the second cycle after the *rising* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK. In controller mode, FSYNC is transmitted on the rising edge of BCLK. \boxtimes 6-5 and \boxtimes 6-6 show the protocol timing for I²S operation in target and controller mode of operation.




図 6-5. I²S Mode Protocol Timing in Target Mode

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11




図 6-6. I²S Protocol Timing In Controller Mode

For proper operation of the audio bus in I²S mode, the number of bit clocks per frame must be greater than or equal to the number of active output channels (including left and right slots) times the 32-bits word length of the output channel data. The device FSYNC low pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active left slots times the 32-bits data word length. Similarly, the FSYNC high pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active right slots times the 32-bits data word length. The device transmit zero data value on SDOUT for the extra unused bit clock cycles.

6.3.3 Phase-Locked Loop (PLL) and Clock Generation

The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the ADC modulator and digital filter engine, as well as other control blocks.

In target mode of operation, the device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming. $\frac{1}{2}$ 6-3 and $\frac{1}{2}$ 6-4 list the supported FSYNC and BCLK frequencies.

表 6-3. Supported FSYNC (Multiples or Submultiples of 48kHz) and BCLK Frequencies

	c. capporto	(iii a	p 01 0 ab	manapioo oi	, and B	:	
				BCLK (MHz)			
BCLK TO FSYNC RATIO	FSYNC (8kHz)	FSYNC (16kHz)	FSYNC (24kHz)	FSYNC (32kHz)	FSYNC (48kHz)	FSYNC (96kHz)	FSYNC (192kHz)
16	Reserved	0.256	0.384	0.512	0.768	1.536	3.072
24	Reserved	0.384	0.576	0.768	1.152	2.304	4.608
32	0.256	0.512	0.768	1.024	1.536	3.072	6.144
48	0.384	0.768	1.152	1.536	2.304	4.608	9.216
64	0.512	1.024	1.536	2.048	3.072	6.144	12.288
96	0.768	1.536	2.304	3.072	4.608	9.216	18.432
128	1.024	2.048	3.072	4.096	6.144	12.288	24.576
192	1.536	3.072	4.608	6.144	9.216	18.432	Reserved
256	2.048	4.096	6.144	8.192	12.288	24.576	Reserved
384	3.072	6.144	9.216	12.288	18.432	Reserved	Reserved
512	4.096	8.192	12.288	16.384	24.576	Reserved	Reserved

表 6-4. Supported FSYNC (Multiples or Submultiples of 44.1kHz) and BCLK Frequencies

	BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (7.35kHz)	FSYNC (14.7kHz)	FSYNC (22.05kHz)	FSYNC (29.4kHz)	FSYNC (44.1kHz)	FSYNC (88.2kHz)	FSYNC (176.4kHz)
16	Reserved	Reserved	0.3528	0.4704	0.7056	1.4112	2.8224
24	Reserved	0.3528	0.5292	0.7056	1.0584	2.1168	4.2336
32	Reserved	0.4704	0.7056	0.9408	1.4112	2.8224	5.6448
48	0.3528	0.7056	1.0584	1.4112	2.1168	4.2336	8.4672
64	0.4704	0.9408	1.4112	1.8816	2.8224	5.6448	11.2896
96	0.7056	1.4112	2.1168	2.8224	4.2336	8.4672	16.9344

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



表 6-4. Supported FSYNC (Multiples or Submultiples of 44.1kHz) and BCLK Frequencies (続き)

	BCLK (MHz)						
BCLK TO FSYNC RATIO	FSYNC (7.35kHz)	FSYNC (14.7kHz)	FSYNC (22.05kHz)	FSYNC (29.4kHz)	FSYNC (44.1kHz)	FSYNC (88.2kHz)	FSYNC (176.4kHz)
128	0.9408	1.8816	2.8224	3.7632	5.6448	11.2896	22.5792
192	1.4112	2.8224	4.2336	5.6448	8.4672	16.9344	Reserved
256	1.8816	3.7632	5.6448	7.5264	11.2896	22.5792	Reserved
384	2.8224	5.6448	8.4672	11.2896	16.9344	Reserved	Reserved
512	3.7632	7.5264	11.2896	15.0528	22.5792	Reserved	Reserved

In the controller mode of operation, the device uses the MD1 pin (as the system clock, MCLK) as the reference input clock source with a supported system clock frequency option of either 256 × f_S or 512 × f_S as configured using the MD0 pin. controller mode supports f_S rates of 44.1kHz and 48kHz. 表 6-5 shows the system clock selection for the controller mode using the MD0 pin.

表 6-5. System Clock Selection for the Controller Mode

MD0	SYSTEM CLOCK SELECTION (Valid for Controller Mode Only)
LOW	System clock with frequency 256 × f _S connected to the MD1 pin as MCLK
HIGH	System clock with frequency 512 × f _S connected to the MD1 pin as MCLK


See 表 6-7 and for the MD0 and MD1 pin function in the target mode of operation.

6.3.4 Input Channel Configurations

The device consists of two pairs of analog input pins (INxP and INxM). These pins can be configured as differential or single-ended inputs for the recording channel. The device supports simultaneous recording of up to two channels using the high-performance stereo ADC. The input source for the analog pins can be from electret condenser analog microphones, micro electrical-mechanical system (MEMS) analog microphones, or line-in (auxiliary) inputs from the system board.

The voice or audio signal inputs can be capacitively coupled (AC-coupled) or DC-coupled to the device. For best distortion performance in AC-coupled mode, use the low-voltage coefficient capacitors. The typical input impedance for the PCM1809 is 10 k Ω for the INxP or INxM pins. The value of the coupling capacitor in ACcoupled mode must be chosen so that the high-pass filter formed by the coupling capacitor and the input impedance do not affect the signal content. Before proper recording can begin, this coupling capacitor must be charged up to the common-mode voltage at power-up. To enable quick charging, the device has a quick charge scheme to speed up the charging of the coupling capacitor at power-up. The value of the guick-charge timing is set for a coupling capacitor up to 1 µF.

The INxM pin can be directly grounded in single-ended mode (see 図 6-7 for DC-coupled) and (see 図 6-8 for AC-coupled) for the single-ended input configuration. For the best dynamic range performance, the differential AC-coupled input must be used.



Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13



6.3.5 Reference Voltage

All audio data converters require a DC reference voltage. The PCM1809 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum 1-µF capacitor connected from the VREF pin to analog ground (AVSS). The value of this reference voltage, VREF, is set to 2.75 V, which in turn supports a 2-V_{RMS} differential full-scale input to the device. The required minimum AVDD voltage for this VREF voltage is 3 V. Do not connect any external load to a VREF pin.

6.3.6 Signal-Chain Processing

The PCM1809 signal chain is comprised of very-low-noise, and low-power analog blocks and highly flexible and configurable digital processing blocks. The high performance and flexibility combined with a compact package makes the PCM1809 optimized for a variety of end-equipments and applications that require multichannel audio capture. Z 6-9 shows a conceptual block diagram for the PCM1809 that highlights the various building blocks used in the signal chain, and how the blocks interact in the signal chain.



図 6-9. Signal-Chain Processing Flowchart

Configurable high-performance multistage digital decimation filter sharply cuts off any out-of-band frequency noise with high stop-band attenuation.

6.3.6.1 Digital High-Pass Filter

To remove the DC offset component and attenuate the undesired low-frequency noise content in the record data, the device supports a fixed high-pass filter (HPF) with -3-dB cut-off frequency of 0.00025 × f_S. The HPF is not a channel-independent filter but is globally applicable for all the ADC channels. This HPF is constructed using the first-order infinite impulse response (IIR) filter, and is efficient enough to filter out possible DC components of the signal. 表 6-6 shows the fixed -3-dB cutoff frequency value. 図 6-10 shows a frequency response plot for the HPF filter.

表 6-6. HPF Cutoff Frequency Value

-3-dB CUTOFF FREQUENCY VALUE	-3-dB CUTTOFF FREQUENCY AT 16 kHz SAMPLE RATE	-3-dB CUTTOFF FREQUENCY AT 48 kHz SAMPLE RATE
0.00025 × f _S	4 Hz	12 Hz

Copyright © 2024 Texas Instruments Incorporated




図 6-10. HPF Filter Frequency Response Plot

15



6.3.6.2 Configurable Digital Decimation Filters

The device record channel includes a high dynamic range, built-in digital decimation filter to process the oversampled data from the multibit delta-sigma ($\Delta\Sigma$) modulator to generate digital data at the same Nyquist sampling rate as the FSYNC rate. The decimation filter can be chosen from two different types only in target mode, depending on the required frequency response, group delay, and phase linearity requirements for the target application. The selection of the decimation filter option can be done by the MD0 pin. \gtrsim 6-7 shows the decimation filter mode selection for the record channel.

表 6-7. Decimation Filter Mode Selection for the Record Channel

MD0	DECIMATION FILTER MODE SELECTION (Supported Only in Target Mode)
LOW	Linear phase filters are used for the decimation in target mode. For controller mode, the device always use linear phase filters for the decimation.
HIGH	Low latency filters are used for the decimation in target mode. For controller mode, the device always use linear phase filters for the decimation.

6.3.6.2.1 Linear Phase Filters

The linear phase decimation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.

6.3.6.2.1.1 Sampling Rate: 8 kHz or 7.35 kHz

図 6-11 and 図 6-12 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 8 kHz or 7.35 kHz. 表 6-8 lists the specifications for a decimation filter with an 8-kHz or 7.35-kHz sampling rate.




図 6-11. Linear Phase Decimation Filter Magnitude Response




図 6-12. Linear Phase Decimation Filter Pass-Band Ripple

表 6-8. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f _S	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	72.7			dB
Stop-band attenuation	Frequency range is 4 × f _S onwards	81.2			ub .
Group delay or latency	Frequency range is 0 to 0.454 × f _S		17.1		1/f _S

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBASB12



6.3.6.2.1.2 Sampling Rate: 16 kHz or 14.7 kHz

☑ 6-13 and ☑ 6-14 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 16 kHz or 14.7 kHz. 表 6-9 lists the specifications for a decimation filter with an 16-kHz or 14.7-kHz sampling rate.




図 6-13. Linear Phase Decimation Filter Magnitude Response




図 6-14. Linear Phase Decimation Filter Pass-Band **Ripple**

表 6-9. Linear Phase Decimation Filter Specifications

- ·		•				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.454 × f _S	-0.05		0.05	dB	
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	73.3			dB	
Stop-parid attenuation	Frequency range is 4 × f _S onwards	95.0			uБ	
Group delay or latency	Frequency range is 0 to 0.454 × f _S		15.7		1/f _S	

6.3.6.2.1.3 Sampling Rate: 24 kHz or 22.05 kHz

☑ 6-15 and ☑ 6-16 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 24 kHz or 22.05 kHz. 表 6-10 lists the specifications for a decimation filter with an 24-kHz or 22.05-kHz sampling rate.




図 6-15. Linear Phase Decimation Filter Magnitude Response




図 6-16. Linear Phase Decimation Filter Pass-Band **Ripple**

表 6-10. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f _S	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	73.0			dB
	Frequency range is 4 × f _S onwards	96.4			uБ

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

17



表 6-10. Linear Phase Decimation Filter Specifications (続き)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Group delay or latency	Frequency range is 0 to 0.454 × f _S		16.6		1/f _S

6.3.6.2.1.4 Sampling Rate: 32 kHz or 29.4 kHz

図 6-17 and 図 6-18 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 32 kHz or 29.4 kHz. 表 6-11 lists the specifications for a decimation filter with an 32-kHz or 29.4-kHz sampling rate.




図 6-17. Linear Phase Decimation Filter Magnitude Response




図 6-18. Linear Phase Decimation Filter Pass-Band Ripple

表 6-11. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f _S	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	73.7			dB
	Frequency range is 4 × f _S onwards	107.2			uБ
Group delay or latency	Frequency range is 0 to 0.454 × f _S		16.9		1/f _S

6.3.6.2.1.5 Sampling Rate: 48 kHz or 44.1 kHz

図 6-19 and 図 6-20 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 48 kHz or 44.1 kHz. 表 6-12 lists the specifications for a decimation filter with an 48-kHz or 44.1-kHz sampling rate.




図 6-19. Linear Phase Decimation Filter Magnitude Response




図 6-20. Linear Phase Decimation Filter Pass-Band Ripple

表 6-12. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.454 × f _S	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	73.8			dB
	Frequency range is 4 × f _S onwards	98.1			αь
Group delay or latency	Frequency range is 0 to 0.454 × f _S		17.1		1/f _S

6.3.6.2.1.6 Sampling Rate: 96 kHz or 88.2 kHz

図 6-21 and 図 6-22 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 96 kHz or 88.2 kHz. 表 6-13 lists the specifications for a decimation filter with an 96-kHz or 88.2-kHz sampling rate.




図 6-21. Linear Phase Decimation Filter Magnitude Response




図 6-22. Linear Phase Decimation Filter Pass-Band Ripple

表 6-13. Linear Phase Decimation Filter Specifications


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Pass-band ripple	Frequency range is 0 to 0.454 × f _S	-0.05		0.05	dB	
Stop-band attenuation	Frequency range is 0.58 × f _S to 4 × f _S	73.6			dB	
	Frequency range is 4 × f _S onwards	97.9			uБ	
Group delay or latency	Frequency range is 0 to 0.454 × f _S		17.1		1/f _S	

6.3.6.2.1.7 Sampling Rate: 192 kHz or 176.4 kHz


図 6-23 and 図 6-24 respectively show the magnitude response and the pass-band ripple for a decimation filter with a sampling rate of 192 kHz or 176.4 kHz. 6-14 lists the specifications for a decimation filter with an 192-kHz or 176.4-kHz sampling rate.

English Data Sheet: SBASB12





☑ 6-23. Linear Phase Decimation Filter Magnitude Response



☑ 6-24. Linear Phase Decimation Filter Pass-Band Ripple

表 6-14. Linear Phase Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.3 × f _S	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.473 × f _S to 4 × f _S	70.0			dB
	Frequency range is 4 × f _S onwards	111.0			uБ
Group delay or latency	Frequency range is 0 to 0.3 × f _S		11.9		1/f _S




6.3.6.2.2 Low-Latency Filters

For applications where low latency with minimal phase deviation (within the audio band) is critical, the low-latency decimation filters on the PCM1809 can be used. The device supports these filters with a group delay of approximately seven samples with an almost linear phase response within the $0.365 \times f_S$ frequency band. This section provides the filter performance specifications and various plots for all supported output sampling rates for the low-latency filters.

6.3.6.2.2.1 Sampling Rate: 16 kHz or 14.7 kHz

図 6-25 shows the magnitude response and 図 6-26 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 16 kHz or 14.7 kHz. 表 6-15 lists the specifications for a decimation filter with a 16-kHz or 14.7-kHz sampling rate.






図 6-25. Low-Latency Decimation Filter Magnitude Response

図 6-26. Low-Latency Decimation Filter Pass-Band Ripple and Phase Deviation


表 6-15. Low-Latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.451 × f _S	-0.05		0.05	dB
Stop-band attenuation	Frequency range is 0.61 × f _S onwards	87.3			dB
Group delay or latency	Frequency range is 0 to 0.363 × f _S		7.6		1/f _S
Group delay deviation	Frequency range is 0 to 0.363 × f _S	-0.022		0.022	1/f _S
Phase deviation	Frequency range is 0 to 0.363 × f _S	-0.21		0.25	Degrees



6.3.6.2.2.2 Sampling Rate: 24 kHz or 22.05 kHz

図 6-27 shows the magnitude response and 図 6-28 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 24 kHz or 22.05 kHz. 表 6-16 lists the specifications for a decimation filter with a 24-kHz or 22.05-kHz sampling rate.






図 6-27. Low-Latency Decimation Filter Magnitude Response

図 6-28. Low-Latency Decimation Filter Pass-Band Ripple and Phase Deviation


表 6-16. Low-Latency Decimation Filter Specifications


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.459 × f _S	-0.01		0.01	dB
Stop-band attenuation	Frequency range is 0.6 × f _S onwards	87.2			dB
Group delay or latency	Frequency range is 0 to 0.365 × f _S		7.5		1/f _S
Group delay deviation	Frequency range is 0 to 0.365 × f _S	-0.026		0.026	1/f _S
Phase deviation	Frequency range is 0 to 0.365 × f _S	-0.26		0.30	Degrees

6.3.6.2.2.3 Sampling Rate: 32 kHz or 29.4 kHz

図 6-29 shows the magnitude response and 図 6-30 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 32 kHz or 29.4 kHz. \pm 6-17 lists the specifications for a decimation filter with a 32-kHz or 29.4-kHz sampling rate.

Product Folder Links: PCM1809





☑ 6-30. Low-Latency Decimation Filter Pass-Band Ripple and Phase Deviation

Response



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.457 × f _S	-0.04		0.04	dB
Stop-band attenuation	Frequency range is 0.6 × f _S onwards	88.3			dB
Group delay or latency	Frequency range is 0 to 0.368 × f _S		8.7		1/f _S
Group delay deviation	Frequency range is 0 to 0.368 × f _S	-0.026		0.026	1/f _S
Phase deviation	Frequency range is 0 to 0.368 × f _S	-0.26		0.31	Degrees

6.3.6.2.2.4 Sampling Rate: 48 kHz or 44.1 kHz

☑ 6-31 shows the magnitude response and ☑ 6-32 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 48 kHz or 44.1 kHz. 表 6-18 lists the specifications for a decimation filter with a 48-kHz or 44.1-kHz sampling rate.




図 6-31. Low-Latency Decimation Filter Magnitude Response




図 6-32. Low-Latency Decimation Filter Pass-Band **Ripple and Phase Deviation**


表 6-18. Low-Latency Decimation Filter Specifications


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.452 × f _S	-0.015		0.015	dB
Stop-band attenuation	Frequency range is 0.6 × f _S onwards	86.4			dB
Group delay or latency	Frequency range is 0 to 0.365 × f _S		7.7		1/f _S
Group delay deviation	Frequency range is 0 to 0.365 × f _S	-0.027		0.027	1/f _S
Phase deviation	Frequency range is 0 to 0.365 × f _S	-0.25		0.30	Degrees



6.3.6.2.2.5 Sampling Rate: 96 kHz or 88.2 kHz

図 6-33 shows the magnitude response and 図 6-34 shows the pass-band ripple and phase deviation for a decimation filter with a sampling rate of 96 kHz or 88.2 kHz. 表 6-19 lists the specifications for a decimation filter with a 96-kHz or 88.2-kHz sampling rate.





☑ 6-33. Low-Latency Decimation Filter Magnitude Response

図 6-34. Low-Latency Decimation Filter Pass-Band Ripple and Phase Deviation

表 6-19. Low-Latency Decimation Filter Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pass-band ripple	Frequency range is 0 to 0.466 × f _S	-0.04		0.04	dB
Stop-band attenuation	Frequency range is 0.6 × f _S onwards	86.3			dB
Group delay or latency	Frequency range is 0 to 0.365 × f _S		7.7		1/f _S
Group delay deviation	Frequency range is 0 to 0.365 × f _S	-0.027		0.027	1/f _S
Phase deviation	Frequency range is 0 to 0.365 × f _S	-0.26		0.30	Degrees

6.4 Device Functional Modes

6.4.1 Active Mode

The device wakes up in active mode when AVDD and IOVDD are available. Configure all hardware control pins (MSZ, MD0, MD1, and FMT0) for the device desired mode of operation before enabling clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up all ADC channels and starts transmitting data over the audio serial interface. If the clocks are stopped, then the device auto powers down the ADC channels.

English Data Sheet: SBASB12

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The PCM1809 is a multichannel, high-performance audio analog-to-digital converter (ADC) that supports output sample rates of up to 192kHz. The device supports up to two analog microphones for simultaneous recording applications.

The PCM1809 configuration is supported using various hardware pin control options. The device supports a highly flexible, audio serial interface (TDM and I²S) to transmit audio data seamlessly in the system across devices.

7.2 Typical Application

☑ 7-1 shows a typical configuration of the PCM1809 for an application using stereo analog microelectrical-mechanical system (MEMS) microphones for simultaneous recording operation with a time-division multiplexing (TDM) audio data target interface. For best distortion performance, use input AC-coupling capacitors with a low-voltage coefficient.




図 7-1. Two-Channel Analog Microphone Recording Diagram for 3.3-V AVDD Operation

25



7.2.1 Design Requirements

表 7-1 lists the design parameters for this application.

表 7-1. Design Parameters

KEY PARAMETER	SPECIFICATION: 3.3-V AVDD OPERATION			
AVDD	3.3 V			
AVDD supply current consumption	12.9 mA (two-channel recording, f _S = 48 kHz)			
IOVDD	1.8 V or 3.3 V			

7.2.2 Detailed Design Procedure

This section describes the necessary steps to configure the PCM1809 for this specific application. The following steps provide a sequence of steps that must be executed in the time between powering the device up and reading data from the device or transitioning from one mode to another mode of operation.

- 1. Apply power to the device:
 - a. Power-up the IOVDD and AVDD power supplies
 - b. The device now goes into low-power mode
- 2. Configure the pins for correct configuration:
 - a. Connect the MSZ, FMT0, MD0, and MD1 pin voltages for the desired configuration
 - b. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio

 See the *Phase-Locked Loop (PLL) and Clock Generation* section for supported sample rates and the BCLK to FSYNC ratio

Product Folder Links: PCM1809

- c. The device recording data are now sent to the host processor via the audio serial data bus
- 3. Stop the clocks to stop recording of data at any time

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

8 Power Supply Recommendations

The power-supply sequence between the IOVDD and AVDD rails can be applied in any order. However, do not provide any clocks until the IOVDD and AVDD supply voltage settles to a stable and supported operating voltage range. Provide the clocks (FSYNC and BCLK) only when all hardware control pins (MSZ, MD0, MD1, FMT0, and FMT1) are driven to the voltage level for the device desired mode of operation.

For the supply power-up requirement, t_1 and t_2 must be at least 100 μ s. For the supply power-down requirement, t_3 and t_4 must be at least 10 ms. This timing (as shown in \boxtimes 8-1) allows the device to ramp down the volume on the record data, power down the analog and digital blocks, and put the device into hardware shutdown mode.




図 8-1. Power-Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than 1 V/µs and that the wait time between a power-down and a power-up event is at least 100 ms.

27



9 Layout

9.1 Layout Guidelines

Each system design and printed circuit board (PCB) layout is unique. The layout must be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize the device performance:

- Connect the thermal pad to ground. Use a via pattern to connect the device thermal pad, which is the area directly under the device, to the ground planes. This connection helps dissipate heat from the device.
- The decoupling capacitors for the power supplies must be placed close to the device pins.
- Route the analog differential audio signals differentially on the PCB for better noise immunity. Avoid crossing digital and analog signals to prevent undesirable crosstalk.
- The device internal voltage references must be filtered using external capacitors. Place the filter capacitors near the VREF pin for optimal performance.
- Directly short the VREF external capacitor ground terminal to the AVSS pin without using any vias for this connection trace.
- Use ground planes to provide the lowest impedance for power and signal current between the device and the decoupling capacitors. Treat the area directly under the device as a central ground area for the device, and all device grounds must be connected directly to that area.

9.2 Layout Example




図 9-1. Example Layout

Copyright © 2024 Texas Instruments Incorporated



10 Device and Documentation Support

10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

表 11-1.

Date	Revision	Notes	
May 2024	*	Initial release	

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: PCM1809

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
PCM1809IRTER	Active	Production	WQFN (RTE) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	PC1809
PCM1809IRTER.A	Active	Production	WQFN (RTE) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	PC1809

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated