**OPT4003-Q1** 

# OPT4003-Q1 車載対応、高速、デュアルチャネル、高精度、デジタル周辺光 センサ

## 1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
  - 温度グレード 2 (USON、SOT-5X3 バリアン  $\vdash$ ):-40°C $\sim$ 105°C,  $\mathsf{T}_\mathsf{A}$
- 高速 I<sup>2</sup>C インターフェイスによる、高精度、高速な光 / デジタル変換
- 可視チャネルで 28 ビットの実効ダイナミック レンジ:
  - SOT-5X3 パッケージ バリアントで 585ulux~
  - USON パッケージ バリアントで 535µlux~143klux
  - 高精度の光フィルタリングは優れた近赤外線 (IR) 除去機能により人間の目とほぼ合致
- 近赤外 (NIR) チャネルで 26 ビットの実効ダイナミック レンジ:
  - SOT-5X3 パッケージ バリアントで 447pW/cm<sup>2</sup>~ 30mW/cm<sup>2</sup>
  - USON パッケージ バリアントで 409pW/cm<sup>2</sup>~ 27.45mW/cm<sup>2</sup>
  - 高精度の光フィルタリングにより、優れた可視光除 去機能と高い NIR 感度が得られます
- 片対数出力:
  - 9 (可視チャネル) および 7 (NIR チャネル) のバイ ナリ対数フルスケール光レンジ
  - 各範囲内で非常に線形的な応答
- 内蔵の自動フルスケール光レンジ選択ロジックにより、 入力光条件に基づいて測定レンジを切り替え、常に可 能な限り最高の分解能を実現
- **12** ステップの構成可能な変換時間:
  - チャネルあたり 600µs~800ms (高速、高精度ア プリケーションに対応可能)
- ハードウェア同期トリガおよび割り込み用の外部ピン割 り込み
- エラー訂正コード機能を搭載しており、車載用途で信 頼性を向上
- I<sup>2</sup>C バースト読み出し可能な出力レジスタ用内部 **FIFO**
- 小さい動作電流:30µA
- 超低消費電力のスタンバイ: 2µA
- 動作温度範囲:-40℃~+105℃
- 広い電源電圧範囲:1.6V~3.6V
- 5.5V 許容の I/O ピン
- I<sup>2</sup>C アドレスを選択可能
- 小さい外形:
  - SOT-5X3:1.9mm x 2.1mm x 0.6mm
  - USON:2mm × 2mm × 0.65mm


## 2 アプリケーション

- 車載用車内および車外照明
- インフォテインメントおよびクラスタ
- エレクトロクロマティックミラーとスマートミラー
- ヘッド アップ ディスプレイ (HUD) システム
- 車載用カメラ システム
- 車載 HVAC


### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>			
OPT4003-Q1	DTS (SOT-5X3、 8)	1.9mm x 2.1mm x 0.6mm			
	DNP (USON, 6)	2mm × 2mm × 0.65mm			

- (1) 詳細については、「メカニカル、パッケージ、および注文情報」を参 照してください。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



#### OPT4003-Q1 代表的なアプリケーションの図



スペクトル応答: OPT4003-Q1 と人間の目の比較



### 3 概要

OPT4003-Q1 は、デュアル チャネルの光 / デジタル変換センサ (シングル チップのルクス メーターと NIR 電力メーター) であり、可視光と近赤外線 (NIR) 光の強度を個別に測定します。可視光の強度を正確に測定するために、本デバイスの 特別に設計されたフィルタは、人間の目の明所視応答と厳密に一致し、一般的な光源からの近赤外線成分を除去しま す。 NIR チャネル フィルタは、近赤外線領域の波長に対して高い感度を実現すると同時に、800nm の鋭いカットオフで 高い可視波長除去を達成するように特別に設計されています。OPT4003-Q1 の出力は片対数で、バイナリ対数フルスケ ール光レンジと、各レンジ内での非常に線形な応答を備えています。 可視チャネルには 9 つのバイナリ光レンジがあり、 USON パッケージ バリアントで 535µlux~143klux、SOT-5X3 パッケージ バリアントで 585µlux~157klux の測定能力 を実現します。NIR チャネルには 7 つの光範囲があり、USON パッケージ バリアントで 409pW/cm $^2$   $\sim$  27.45mW/cm $^2$  、 SOT-5X3 パッケージ バリアントで 447pW/cm<sup>2</sup>~30mW/cm<sup>2</sup> の測定能力を実現します。内蔵の自動レンジ選択ロジック により、光レベルに基づいてデバイスのゲイン設定が動的に調整されるため、ユーザーの入力なしであらゆる条件下で可 能な限り最高の分解能が得られます。

OPT4003-Q1 は、両方のチャネルに工学的光学フィルタを搭載しており、強力な帯域外除去を実現します。 可視チャネ ルに強力な赤外線除去機能があるため、特に審美的な理由でセンサを暗色のガラス下に配置した場合に、あらゆる光源 にわたって高いルクス精度を維持できます。 NIR チャネルによる可視波長の強力な除去と 800nm 未満での鋭いカットオ フにより、高レベルの可視光を含む、混合照明条件下での高精度近赤外線測定を可能にします。

OPT4003-Q1 は、ユーザーの使いやすさ向上のために光レベル検出機能を必要とするシステム向けに設計されており、 通常、人間の目との一致度が低く近赤外線除去機能が劣る低精度のフォトダイオード、フォトレジスタ、その他の周辺光セ ンサの代替品として利用できます。

OPT4003-Q1 デバイスは、12 ステップでチャネル当たり 600us~800ms の光変換時間で動作するように設定でき、ア プリケーションのニーズに応じたシステムの柔軟性を実現します。 変換時間には、光の積分時間とアナログ / デジタル (ADC)変換時間が含まれます。測定の分解能は光の強度と積分時間の組み合わせによって決まり、実質的に、USON パッケージ バリアントでは 535µlux、SOT-5X3 パッケージ バリアントでは 585µlux。

柔軟なデジタル動作により、システムの統合が可能です。測定は連続的に行うことも、レジスタへの書き込みまたはハード ウェア ピン を使用して 1 回の測定をトリガすることもできます。 本デバイスは、スレッショルド検出ロジックを備えており、セ ンサが適切なウェイクアップ イベントが割り込みピン経由で報告されるのを待機している間、プロセッサはスリープできま す。

このセンサは、I<sup>2</sup>C および SMBus 互換の 2 線式シリアル インターフェイス上の光レベルを表すデジタル出力を報告しま す。出力レジスタの内部先入れ先出し (FIFO) を使用すると、センサからの測定値を低速で読み出すと同時に、デバイス でキャプチャされたすべてのデータを保持できます。 また、OPT4003-Q1 は I<sup>2</sup>C バースト モードもサポートしており、ホス トは最小限の I<sup>2</sup>C オーバーヘッドで FIFO からデータを読み取ることができます。

OPT4003-Q1 は、低い消費電力と低い電源電圧で動作するので、バッテリ駆動システムのバッテリ動作時間を延長でき ます。

Product Folder Links: OPT4003-Q1 English Data Sheet: SBASA69



## **Table of Contents**

1	特長	. 1
	アプリケーション	
	概要	
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	. 5
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	₹
	5.5 Electrical Characteristics	
	5.6 Timing Requirements	9
	5.7 Timing Diagram	
	5.8 Typical Characteristics	10
6	Detailed Description	12
	6.1 Overview	12
	6.2 Functional Block Diagram	12
	6.3 Feature Description	13
	6.4 Device Functional Modes	14
	6.5 Programming	24

1	Register maps	
	7.1 Register Descriptions	30
8	Application and Implementation	39
	8.1 Application Information	39
	8.2 Typical Application	39
	8.3 Best Design Practices	42
	8.4 Power Supply Recommendations	42
	8.5 Layout	42
9	デバイスおよびドキュメントのサポート	46
	9.1ドキュメントのサポート	46
	9.2ドキュメントの更新通知を受け取る方法	
	9.3 サポート・リソース	46
	9.4 Trademarks	46
	9.5 静電気放電に関する注意事項	46
	9.6 用語集	46
1	0 Revision History	46
1	1 Mechanical, Packaging, and Orderable	
	Information	47



# **4 Pin Configuration and Functions**




図 4-1. DTS Package, 8-Pin SOT-5X3 (Top View)

表 4-1. Pin Functions

P	IN		D CO O DIDTION			
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION			
1	V <sub>DD</sub>	I	Device power. Connect to a 1.6-V to 3.6-V supply.			
2	ADDR	I	Address pin. This pin sets the LSBs of the I <sup>2</sup> C address.			
3	NC	No Connection	No Connection			
4	GND	Р	Ground			
5	SCL	1	I <sup>2</sup> C clock. Connect with a 10-kΩ resistor to a 1.6-V to 5.5-V supply.			
6	NC	No Connection	No Connection			
7	INT	I/O	Interrupt input/output open-drain. Connect with a 10-k $\Omega$ resistor to a 1.6-V to 5.5-V supply.			
8	SDA	I/O	I <sup>2</sup> C data. Connect with a 10-kΩ resistor to a 1.6-V to 5.5-V supply.			




図 4-2. DNP Package, 6-Pin USON (Top View)

表 4-2. Pin Functions

P	IN		DESCRIPTION
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	V <sub>DD</sub>	I	Device power. Connect to a 1.6-V to 3.6-V supply.
2	ADDR	I	Address pin. This pin sets the LSBs of the I <sup>2</sup> C address.
3	GND	Р	Ground
4	SCL	I	$I^2C$ clock. Connect with a 10-kΩ resistor to a 1.6-V to 5.5-V supply.
5	INT	I/O	Interrupt input/output open-drain. Connect with a 10-kΩ resistor to a 1.6-V to 5.5-V supply.
6	SDA	I/O	$I^2$ C data. Connect with a 10-kΩ resistor to a 1.6-V to 5.5-V supply.

Product Folder Links: OPT4003-Q1

(1) I = Input, O = Output, I/O = Input or Output, P = Power

か合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	VDD to GND	-0.5	6	V
	SDA and SCL to GND	-0.5	6	V
	Current in to any pin		10	mA
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150 <sup>(2)</sup>	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	V
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discriarge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4	±500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage	1.6	3.6	V
Operating temperature (USON, SOT-5X3 variant)	-40	105	°C

### 5.4 Thermal Information

		OPT40		
THERMAL METRIC <sup>(1)</sup>		DTS (SOT-5X3)	DNP (USON)	UNIT
		8 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	171.2	71.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	83.1	45.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.2	42.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.7	2.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	65.2	42.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

<sup>(2)</sup> Long exposure to temperatures higher than 105°C can cause package discoloration, spectral distortion, and measurement inaccuracy.



### **5.5 Electrical Characteristics**

All specifications at TA = 25°C, VDD = 3.3 V, 800-ms conversion-time per channel, automatic full-scale range, white LED (for channel 0), 850nm LED (for channel 1), normal-angle incidence of light and over operating free-air temperature range, unless otherwise specified.

ou ioi wi	se specified.  PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPTICA		TEST CONDITIONS	IAIIIA	117	IVIAA	UNIT
	3 Variant					
301-37	S variant	CHO (ALC)		564		
$\lambda_{peak}$	Peak wavelength of spectral responsivity	CH0 (ALS)				nm
		CH1 (IR)		805		
ER <sub>lux</sub>	Equivalent resolution CH0 (ALS)	Lowest auto gain range, 100-ms conversion time per channel		4.68		mlux
iux		Lowest auto gain range, 800-ms conversion time per channel		585		μlux
ED	Equivalent Resolution CH1 (IR)	Lowest auto gain range, 100-ms conversion time per channel, 810-nm monochromatic light source		3.58		nW/cm <sup>2</sup>
ER <sub>IR</sub>	Equivalent Resolution CH1 (IK)	Lowest auto gain range, 800-ms conversion time per channel, 810-nm monochromatic light source		0.447		TIVV/CITI-
		CH0 (ALS)		157035		lux
E <sub>vFS</sub>	Full-scale equivalent Illuminance	CH1 (IR), 810-nm monochromatic light source		30		mW/cm <sup>2</sup>
R <sub>CH0</sub>	Responsivity	CH0 (ALS) lowest auto gain range, 800-ms conversion time per channel, 550-nm monochromatic light source		10220		codes per µW/cm²
R <sub>CH1</sub>	Responsivity	CH1 (IR) lowest auto gain range, 800-ms conversion time per channel, 810-nm monochromatic light source		2233		codes per µW/cm²
	A (F\A(I) IAA)	CH0 (ALS)		120		0
	Angular response (FWHM)	CH1 (IR), 850nm LED input		128		
E <sub>v</sub>	Measurement output result from lux measurement	2000 lux input <sup>(1)</sup>	1800	2000	2200	lux
E <sub>IR</sub>	Measurement output result from CH1 (IR) measurement	850-nm LED input, 79.68 μW/cm² input irradiance	107910	119900	131890	codes
USON	Variant					
		CH0 (ALS)		560		
Λ <sub>peak</sub>	Peak wavelength of spectral responsivity	CH1 (IR)		800		nm
	5	Lowest auto gain range, 100-ms conversion time per channel		4.28		mlux
ER <sub>lux</sub>	Equivalent resolution CH0 (ALS)	Lowest auto gain range, 800-ms conversion time per channel		535		μlux
ER <sub>IR</sub>	Equivalent Resolution CH1 (IR)	Lowest auto gain range, 100-ms conversion time per channel, 810-nm monochromatic light source		3.28		nW/cm <sup>2</sup>
ENIR Equivalent resolution of it (iiv)		Lowest auto gain range, 800-ms conversion time per channel, 810-nm monochromatic light source		0.409		11VV/GIII
		CH0 (ALS)		143613		lux
E <sub>vFS</sub>	Full-scale equivalent Illuminance	CH1 (IR), 810-nm monochromatic light source		27.45		mW/cm <sup>2</sup>
R <sub>CH0</sub>	Responsivity	CH0 (ALS) lowest auto gain range, 800-ms conversion time per channel, 550-nm monochromatic light source		12800		codes per µW/cm²



All specifications at TA = 25°C, VDD = 3.3 V, 800-ms conversion-time per channel, automatic full-scale range, white LED (for channel 0), 850nm LED (for channel 1), normal-angle incidence of light and over operating free-air temperature range, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>CH1</sub>	Responsivity	CH1 (IR) lowest auto gain range, 800-ms conversion time per channel, 810-nm monochromatic light source		2441		codes per µW/cm²
	A	CH0 (ALS)		120		0
	Angular response (FWHM)	CH1 (IR), 850nm LED input		125		Ü
E <sub>v</sub>	Measurement output result from lux measurement	2000 lux input <sup>(1)</sup>	1800	2000	2200	lux
E <sub>IR</sub>	Measurement output result from CH1 (IR) measurement	850-nm LED input, 79.68 μW/cm² input irradiance	117900	131000	144100	codes
Commor	Specifications					
	Number of channels			2		
	ADC resolution		9		20	bits
	Dange determination	CH0 (ALS)		4		bits
	Range determination	CH1 (IR)		3		DIIS
	Light integration time per channel (4)	Conversion-time CT = 0x6		25		m.o.
T <sub>intg</sub>	Light integration time per channel (4)	Conversion-time CT = 0xB		800		ms
	Relative accuracy between gain ranges (2)	All channels		0.6		%
E <sub>vIR</sub>	Infrared response <sup>(6)</sup>	850-nm near-infrared, CH0 (ALS) response		0.2		%
E <sub>vVIS</sub>	Visible response	550-nm monochromatic light source, CH1 (IR) response		0.2		%
	Light source variation for lux measurement (incandescent, halogen, fluorescent)	Bare device, no cover glass		4		%
	Lincovity	EXPONENT > 0, 100-ms conversion-time per channel, all channels		2		%
	Linearity	EXPONENT = 0, 100-ms conversion-time per channel, all channels		5		70
	Dark measurement	All channels		0	10	codes
	Drift careas tomporature	CH0 (ALS)		0.02		%/°C
	Drift across temperature	CH1 (IR), 850nm LED input		0.12		%/ C
		CH0 (ALS), VDD at 3.6 V and 1.6 V		0.2		%/V
PSRR	Power-supply rejection ratio <sup>(3)</sup>	CH1 (IR), VDD at 3.6 V and 1.6 V, 850nm LED input		0.8		%/V
POWER	SUPPLY					
$V_{DD}$	Power supply		1.6		3.6	V
V <sub>I2C</sub>	Power supply for I <sup>2</sup> C pullup resistor	I <sup>2</sup> C pullup resistor, V <sub>DD</sub> ≤ V <sub>I2C</sub>	1.6		5.5	V
	A ctive current	Dark		22		
I <sub>QACTIVE</sub>	Active current	Full-scale lux		30		μA
1	O. diamanda a a a a a a a a a a a a a a a a a a	Dark		1.6		^
lQ	Quiescent current	Full-scale lux		2		μA
POR	Power-on-reset threshold			0.8		V
DIGITAL	•					
C <sub>IO</sub>	I/O pin capacitance			3		pF
V <sub>IL</sub>	Low-level input voltage (SDA, SCL, and ADDR)		0		0.3 X V <sub>DD</sub>	V



All specifications at TA = 25°C, VDD = 3.3 V, 800-ms conversion-time per channel, automatic full-scale range, white LED (for channel 0), 850nm LED (for channel 1), normal-angle incidence of light and over operating free-air temperature range, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage (SDA, SCL, and ADDR)		0.7 X V <sub>DD</sub>		5.5	V
I <sub>IL</sub>	Low-level input current (SDA, SCL, and ADDR)			0.01	0.25 <sup>(5)</sup>	μΑ
V <sub>OL</sub>	Low-level output voltage (SDA and INT)	I <sub>OL</sub> = 3 mA			0.32	V
I <sub>ZH</sub>	Output logic high, high-Z leakage current (SDA, INT)	Measured with V <sub>DD</sub> at pin		0.01	0.25 <sup>(5)</sup>	μA
TEMPE	TEMPERATURE					
Specified temperature range		USON, SOT-5X3 variant	-40		105	°C

- (1) Tested with the white LED calibrated to 2000 lux.
- (2) Characterized by measuring fixed near-full-scale light levels on the higher adjacent full-scale range setting.
- (3) PSRR is the percent change of the measured lux output from its current value, divided by the change in power supply voltage, as characterized by results from 3.6-V and 1.6-V power supplies.
- (4) The conversion time, from start of conversion until the data are ready to be read, is the integration-time plus analog-to-digital conversion time.
- (5) The specified leakage current is dominated by the production test equipment limitations. Typical values are much smaller.
- (6) Characterized with a near infrared LED of 850-nm wavelength.

## **5.6 Timing Requirements**

see (1)

		MIN	TYP	MAX	UNIT
I <sup>2</sup> C FAST MOD	DE				
f <sub>SCL</sub>	SCL operating frequency	0.01		0.4	MHz
t <sub>BUF</sub>	Bus free time between stop and start	1300			ns
t <sub>HDSTA</sub>	Hold time after repeated start	600			ns
t <sub>SUSTA</sub>	Setup time for repeated start	600			ns
t <sub>SUSTO</sub>	Setup time for stop	600			ns
t <sub>HDDAT</sub>	Data hold time	20		900	ns
t <sub>SUDAT</sub>	Data setup time	100			ns
t <sub>LOW</sub>	SCL clock low period	1300			ns
t <sub>HIGH</sub>	SCL clock high period	600			ns
t <sub>RC</sub> and t <sub>FC</sub>	Clock rise and fall time			300	ns
t <sub>RD</sub> and t <sub>FD</sub>	Data rise and fall time			300	ns
t <sub>TIMEO</sub>	Bus timeout period. If the SCL line is held low for this duration of time, the bus state machine is reset.		28		ms
I <sup>2</sup> C HIGH-SPE	ED MODE				
f <sub>SCL</sub>	SCL operating frequency	0.01		2.6	MHz
t <sub>BUF</sub>	Bus free time between stop and start	160			ns
t <sub>HDSTA</sub>	Hold time after repeated start	160			ns
t <sub>SUSTA</sub>	Setup time for repeated start	160			ns
t <sub>SUSTO</sub>	Setup time for stop	160			ns
t <sub>HDDAT</sub>	Data hold time	20		140	ns
t <sub>SUDAT</sub>	Data setup time	20			ns
t <sub>LOW</sub>	SCL clock low period	240			ns
t <sub>HIGH</sub>	SCL clock high period	60			ns
t <sub>RC</sub> and t <sub>FC</sub>	Clock rise and fall time			40	ns
t <sub>RD</sub> and t <sub>FD</sub>	Data rise and fall time			80	ns
t <sub>TIMEO</sub>	Bus timeout period. If the SCL line is held low for this duration of time, the bus state machine is reset.		28		ms

(1) All timing parameters are referenced to low and high voltage thresholds of 30% and 70%, respectively, of the final settled value.

## **5.7 Timing Diagram**





図 5-1. I<sup>2</sup>C Detailed Timing Diagram




## 5.8 Typical Characteristics

at  $T_A = 25$ °C,  $V_{DD} = 3.3$  V, 800-ms conversion time (CONVERSION\_TIME = 0xB), automatic full-scale range (RANGE = 0xC), light source for channel 0 is a white LED and light source for channel 1 is an 850-nm LED, and normal-angle incidence of light (unless otherwise noted)



## **5.8 Typical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_{DD}$  = 3.3 V, 800-ms conversion time (CONVERSION\_TIME = 0xB), automatic full-scale range (RANGE = 0xC), light source for channel 0 is a white LED and light source for channel 1 is an 850-nm LED, and normal-angle incidence of light (unless otherwise noted)



## **6 Detailed Description**

### 6.1 Overview

The OPT4003-Q1 measures the ambient light that illuminates the device. This device measures light with a spectral response very closely matched to the human eye, and with strong near-infrared rejection.

Matching the sensor spectral response to that of the human eye response is vital because ambient light sensors measure and help create human lighting experiences. Strong rejection of infrared light, which a human does not see, is a crucial component of this matching. This matching makes the OPT4003-Q1 especially good for operation underneath windows that are visibly dark, but infrared transmissive.

The IR channel is sensitive to wavelengths between 800 nm and 1000 nm. This sensitivity enables accurate measurement of NIR sources even in the presence of strong visible light.

The OPT4003-Q1 is fully self-contained to measure the ambient light and report the result in ADC codes directly proportional to lux digitally over the  $I^2C$  bus. The result can also be used to alert a system and interrupt a processor with the INT pin. The result can also be summarized with a programmable threshold comparison and communicated with the INT pin .

The OPT4003-Q1 is by default configured to operate in automatic, full-scale range detection mode that always selects the best full-scale range setting for the given lighting conditions. There are nine full-scale range settings, one of which can be selected manually as well. Setting the device to operate in automatic, full-scale-range detection mode frees the user from programing software for multiple iterations of measurement and readjustment of the full-scale range until reaching acceptable results for any given measurement. With the device exhibiting excellent linearity over the entire 28-bit dynamic range of measurement, no additional linearity calibration is required at the system level.

The OPT4003-Q1 can be configured to operate in continuous or one-shot measurement mode. The device offers 12 conversion times ranging from  $600~\mu s$  to 800~m s per channel. The device starts up in a low-power shutdown state, such that the OPT4003-Q1 only consumes active-operation power when the device is programmed into an active state.

The OPT4003-Q1 optical filtering system is not excessively sensitive to small particles and micro-shadows on the optical surface. This reduced sensitivity is a result of the relatively minor device dependency on uniform density optical illumination of the sensor area for infrared rejection. Always follow proper optical surface cleanliness for best results on all optical devices.

### 6.2 Functional Block Diagram




図 6-1. Functional Block Diagram of the OPT4003-Q1

### **6.3 Feature Description**

### 6.3.1 Spectral Response

### 6.3.1.1 Channel 0: Human Eye Matching

The OPT4003-Q1 spectral response closely matches that of the human eye. If the ambient light sensor measurement is used to help create a good human experience, or create optical conditions that are good for humans, then the sensor must measure the same spectrum of light that a human sees.

The OPT4003-Q1 also has excellent near infrared (NIR) rejection. This NIR rejection is especially important because many real-world lighting sources have significant infrared content that humans do not see. If the sensor measures infrared light that the human eye does not see, then a true human experience is not accurately represented.

If the application demands hiding the OPT4003-Q1 underneath a dark window (such that the end-product user cannot see the sensor), the infrared rejection of the OPT4003-Q1 becomes significantly more important because many dark windows attenuate visible light but transmit infrared light. This attenuation of visible light and lack of attenuation of NIR light amplifies the ratio of the infrared light to visible light that illuminates the sensor. Results can still be well matched to the human eye under this condition because of the high infrared rejection of the OPT4003-Q1.

#### 6.3.1.2 Channel 1: Near Infrared

Channel 1 is able to maintain high near-infrared sensitivity while having excellent visible light rejection. This capability means that even in applications where there are different types of light sources, the OPT4003-Q1 can make accurate near-infrared measurements, regardless of visible light levels. In addition to the accurate measurement of near-infrared sources, the infrared component of common light sources can be measured using the channel 1 data.

### 6.3.2 Automatic Full-Scale Range Setting

The OPT4003-Q1 has an automatic full-scale range setting feature that eliminates the need to predict and set the best range for the device. In this mode, the device automatically selects the best full-scale range for varying lighting conditions for each measurement. The device has a high degree of result matching between the full-scale range settings. This matching eliminates the problem of varying results or the need for range-specific, user-calibrated gain factors when different full-scale ranges are chosen.

### 6.3.3 Error Correction Code (ECC) Features

The OPT4003-Q1 features additional error correction code (ECC) bits as part of the output register that helps improves the reliability of light measurements for the application.

### 6.3.3.1 Output Sample Counter

The OPT4003-Q1 features a COUNTER register as part of the output registers that increment for every successful measurement. This register can be read as part of the output registers, which helps the application keep track of measurements. The 4-bit counter starts at 0 on power-up and counts up to 15, after that the counter resets back to 0 and continues to count up, which is particularly helpful in situations such as the following:

- The host or the controller requires consecutive measurements. Using the COUNTER register allows the
  controller to compare samples and makes sure that the samples are in the expected order without missing
  intermediate counter values.
- As a safety feature when light levels are not changing, the controller can make sure that the measurements
  from the OPT4003-Q1 are not stuck by comparing the values of the COUNTER register between
  measurements. If the COUNTER values continue to change over samples, the device updates the output
  register with the most recent measurement of light levels.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13

#### 6.3.3.2 Output CRC

The CRC register consists of cyclic redundancy checker bits as part of the output registers calculated within the OPT4003-Q1 and is updated on every measurement. This feature helps detect communication-related bit errors during the output readout from the device. Register 1 lists the calculation method for the CRC bits, which can be independently verified in the controller or host firmware and software to validate if communication between the controller and the device is successful without bit errors during transmission.

#### 6.3.3.3 Threshold Detection

The OPT4003-Q1 features a threshold detection logic that can be programmed to indicate and update register flags if measured light levels cross thresholds set by the user. The threshold condition can be programmed to use one of the two channels as a trigger, as determined by the THRESHOLD\_CH\_SEL register. There are independent low- and high-threshold target registers with independent flag registers to indicate the status of measured light level. Measured light levels reaching below the low threshold and above the high threshold are called *faults*. Users can program a fault count register, which counts the consecutive number of faults before the flag registers are set. Calculations for setting up the threshold are available in the *Threshold Detection Calculations* section.

#### 6.4 Device Functional Modes

### 6.4.1 Modes of Operation

The OPT4003-Q1 has the following modes of operation:

- **Power-down mode:** This mode is a power-down or standby mode where the device enters a low-power state. There is no active light sensing or conversion in this mode. The device still responds to I<sup>2</sup>C transactions that can be used to bring the device out of this mode. The OPERATING MODE register is set to 0.
- Continuous mode: In this mode, the OPT4003-Q1 measures and updates the output registers continuously
  as determined by the conversion time and generates a hardware interrupt on the INT pin for every successful
  conversion. Configure the INT pin in output mode using the INT\_DIR register. The device active circuits are
  continuously kept active to minimize the interval between measurements. The OPERATING\_MODE register
  is set to 3.
- One-shot mode: There are two ways in which the OPT4003-Q1 can be used in one-shot mode of operation with one common theme where the OPT4003-Q1 stays in standby mode and a conversion is triggered either by a register write to the configuration register or by a hardware interrupt on the INT pin.

There are two types of one-shot modes. Both of these modes operate with auto-range selection logic unless a manual range mode is specified by setting the RANGE bits in the configuration register.

- Force auto-range one-shot mode: Every one-shot trigger forces a full reset on the auto-ranging control logic and a fresh auto-range detection is initiated, ignoring the previous measurements. This mode is particularly useful in situations where lighting conditions are expected to change frequently and the conditions for the one-shot trigger frequency are not expected to change very often. There is a small penalty on conversion time resulting from the auto-ranging logic recovering from a reset state. The full reset cycle on the auto-ranging control logic takes approximately 500 μs, which must be accounted for between measurements when this mode is used. The OPERATING\_MODE register is set to 1.
- Regular auto-range one-shot mode: Auto-range selection logic uses the information from the previous measurements to determine the range for the current trigger. Only use this mode when the device needs time-synchronized measurements with frequent triggers from the controller. In other words, this mode can be used as an alternative to continuous mode. The key difference between these modes is that the interval between measurements is determined by the one-shot triggers. The OPERATING\_MODE register is set to 2.

One-shot mode can be triggered by the following:

 Hardware trigger: The INT pin can be configured as an input to trigger a measurement, setting the INT\_DIR register to 0. When the INT pin is used as input, there is no hardware interrupt to indicate



completion of measurement. The controller must keep time from the trigger mechanism and read out output registers.

Register trigger: An I<sup>2</sup>C write to the OPERATING\_MODE register triggers a measurement (value of 1 or 2). The register value is reset after the next successful measurement. The INT pin can be configured to indicate measurement completion to read out the output registers by setting the INT\_DIR register to 1.

The interval between subsequent triggers must be set to account for all aspects involved in the trigger mechanism, such as the I<sup>2</sup>C transaction time, device wake-up time, auto-range time (if used), and device conversion time. If a conversion trigger is received before the completion of the current measurement, the device simply ignores the new request until the previous conversion is completed.

The device enters standby after each one-shot trigger; therefore, the measurement interval in the one-shot trigger mechanism must account for additional time ( $t_{ss}$  time, as specified in the *Specifications* section for the circuits to recover from standby state. However, setting the quick wake-up register QWAKE eliminates the need for this additional  $t_{ss}$  at the cost of not powering down the active circuit with the device not entering standby mode between triggers.

☑ 6-2 illustrates a timing diagram of the various operating modes.






図 6-2. Timing Diagrams for Different Operating Modes



### 6.4.2 Interrupt Modes of Operation

The device has an interrupt reporting system that allows the processor connected to the  $I^2C$  bus to go to sleep, or otherwise ignore the device results, until a user-defined event occurs that requires possible action. Alternatively, this same mechanism can also be used with any system that can take advantage of a single digital signal that indicates whether the light is above or below levels of interest.

The INT pin has an open-drain output, which requires the use of a pullup resistor. This open-drain output allows multiple devices with open-drain INT pins to connect to the same line, thus creating a logical *NOR* or *AND* function between the devices. The polarity of the INT pin can be controlled by the INT POL register.

There are two major types of interrupt reporting mechanism modes: latched window comparison mode and transparent hysteresis comparison mode. The LATCH configuration register controls which of these two modes is used.  $\frac{1}{8}$  6-1 and  $\frac{1}{8}$  6-3 summarize the function of these two modes. Additionally, the INT pin can either be used to indicate a fault in one of these modes (INT\_CFG = 0) or to indicate a conversion completion (INT\_CFG > 0).  $\frac{1}{8}$  6-2 details this functionality.




図 6-3. Interrupt Pin Status (INT\_CFG = 0 Setting) and Register Flag Behavior

17

Product Folder Links: OPT4003-Q1



表 6-1. Interrupt Pin Status (INT\_CFG = 0 Setting) and Register Flag Behavior

LATCH SETTING	INT PIN STATE (WHEN INT_CFG=0)	FLAG_H VALUE	FLAG_L VALUE	LATCHING BEHAVIOR
0: Transparent hysteresis mode	The INT pin indicates if measurement is above (INT active) or below (INT inactive) the threshold. If measurement is between the high and low threshold values, then the previous INT value is maintained. This mode prevents the INT pin from repeated toggling when the measurement values are close to the threshold.	0: If measurement is below the low limit 1: If measurement is above the high limit If measurement is between the high and low limits, the previous value is maintained.	0: If measurement is above the high limit 1: If measurement is below the low limit If measurement is between the high and low limits, the previous value is maintained.	Not latching: Values are updated after each conversion
1: Latched window mode	The INT pin becomes active if the measurement is outside the window (above the high threshold or below the low threshold). The INT pin does not reset and returns to the inactive state until the 0xC is register read.	1: If measurement is above the high limit	1: If measurement is below the low limit	Latching: The INT pin, FLAG_H, and FLAG_L values do not reset until the 0x0C register is read.

The THRESHOLD\_H, THRESHOLD\_L, LATCH, and FAULT\_COUNT registers control the interrupt behavior. As shown in 表 6-1, the LATCH field setting provides a choice between the latched window mode and transparent hysteresis mode. Interrupt reporting can be observed on the INT pin , the FLAG\_H, and the FLAG\_L registers.

Results from comparing the current sensor measurements with the THRESHOLD\_H and THRESHOLD\_L registers are referred to as *fault events*. See the *Threshold Detection Calculations* section for the calculations to set these registers. The FAULT\_COUNT register dictates the number of continuous *fault events* required to trigger an interrupt event and subsequently change the state of the interrupt reporting mechanisms. For example, with a FAULT\_COUNT value of 2 corresponding to four fault counts, the INT pin , FLAG\_H, and FLAG\_L states shown in 表 6-1 are not realized unless four consecutive measurements are taken that satisfy the fault condition.

The INT pin function listed in  $\frac{1}{8}$  6-1 is valid only when INT\_CFG = 0. As described in  $\frac{1}{8}$  6-2, the INT pin function can be changed to indicate an end of conversion or FIFO full state. The FLAG\_H and FLAG\_L registers continue to behave as listed in  $\frac{1}{8}$  6-1, even while INT\_CFG > 0. The polarity of the INT pin is controlled by the INT\_POL register.

表 6-2. INT\_CFG Setting and Resulting INT Pin Behavior

INT_CFG SETTING	INT PIN FUNCTION
0	As per 表 6-1
1	INT pin asserted with a 1-µs pulse duration after every conversion
2	INT pin asserted with a 1-µs pulse duration every two conversions to indicate both channel measurements are complete
3	INT pin asserted with a 1-µs pulse duration every four conversions to indicate the FIFO is full

## 6.4.3 Light Range Selection

The OPT4003-Q1 has an automatic full-scale-range setting mode that eliminates the need to predict and set the best range for the device. Set the RANGE register to 0xC to enter this mode. The device determines the appropriate full-scale range to take the measurement based on a combination of current lighting conditions and the previous measurement.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated



If a measurement is towards the low side of full-scale, then the full-scale range is decreased by one or two settings for the next measurement. If a measurement is towards the upper side of full-scale, the full-scale range is increased by one setting for the next measurement.

If the measurement exceeds the full-scale range, resulting from a fast increasing optical transient event, then the current measurement is terminated. This invalid measurement is not reported. If the scale is not at the maximum, then the device increases the scale by one step and a new measurement is retaken with that scale. Therefore, during a fast increasing optical transient in this mode, a measurement can possibly take longer to complete and report than indicated by the CONVERSION\_TIME configuration register.

Using this feature is highly recommended by Texas Instruments because the device selects the best range setting based on lighting conditions. However, there is an option to manually set the range. Setting the range manually turns off the automatic full-scale selection logic and the device operates for a particular range setting. The Range Selection Table lists the range selection settings.

The channel 1 irradiance levels are specified with an 810-nm stimulus. The Range Selection Table shows the behavior of channel 0 and channel 1 when setting the RANGE register. Since channel 1 has 7 full-scale light ranges, the exponent register bits are limited to 6, while channel 0 has 9 full-scale light ranges and a maximum exponent value of 8.

表 6-3. Range Selection Table for SOT-5X3 Variant

RANGE REGISTER SETTING	CH0 TYPICAL FULL-SCALE LIGHT LEVEL FOR SOT-5X3 VARIANT	CH0 EXPONENT	CH1 TYPICAL FULL-SCALE IRRADIANCE FOR SOT-5X3 VARIANT	CH1 EXPONENT
0	613 lux	0	0.469 mW/cm <sup>2</sup>	0
1	1227 lux	1	0.937 mW/cm <sup>2</sup>	1
2	2454 lux	2	1.87 mW/cm <sup>2</sup>	2
3	4907 lux	3	3.75 mW/cm <sup>2</sup>	3
4	9815 lux	4	7.50 mW/cm <sup>2</sup>	4
5	19629 lux	5	15.00 mW/cm <sup>2</sup>	5
6	39259 lux	6	30.00 mW/cm <sup>2</sup>	6
7	78517 lux	7	30.00 mW/cm <sup>2</sup>	6
8	157035 lux	8	30.00 mW/cm <sup>2</sup>	6
12	Determined by au		ige logic; sets channe ndently	l 0 and channel 1



## 表 6-4. Range Selection Table for USON Variant

RANGE REGISTER SETTING	CH0 TYPICAL FULL-SCALE LIGHT LEVEL FOR USON VARIANT	CH0 EXPONENT	CH1 TYPICAL FULL-SCALE IRRADIANCE FOR USON VARIANT	CH1 EXPONENT
0	561 lux	0	0.429 mW/cm <sup>2</sup>	0
1	1122 lux	1	0.858 mW/cm <sup>2</sup>	1
2	2244 lux	2	1.72 mW/cm <sup>2</sup>	2
3	4488 lux	3	3.43 mW/cm <sup>2</sup>	3
4	8976 lux	4	6.86 mW/cm <sup>2</sup>	4
5	17952 lux	5	13.72 mW/cm <sup>2</sup>	5
6	35903 lux	6	27.45 mW/cm <sup>2</sup>	6
7	71806 lux	7	27.45 mW/cm <sup>2</sup>	6
8	143613 lux	8	27.45 mW/cm <sup>2</sup>	6
12	Determined by au		ige logic; sets channe ndently	el 0 and channel 1

### 6.4.4 Selecting Conversion Time

As listed in  $\frac{1}{2}$  6-5, the OPT4003-Q1 offers several conversion times that can be selected. Conversion time is defined as the time taken from initiation to completion of one measurement, including the time taken to update the results in the output register. Measurement initiation is determined by the mode of operation, as specified in *Modes of Operation* section.

TYPICAL CONVERSION TIME PER CHANNEL
0.6 ms
1 ms
1.8 ms
3.4 ms
6.5 ms
12.7 ms
25 ms
50 ms
100 ms
200 ms
400 ms
800 ms

表 6-5. Conversion Time Selection

#### 6.4.5 Light Measurement in Lux

The OPT4003-Q1 measures light and updates output registers with proportional ADC codes. The output of the device is represented by two parts: by four EXPONENT register bits and by 20 MANTISSA bits. This arrangement of binary logarithmic full-scale ranges with linear representation in a range helps cover a large dynamic range of measurements. MANTISSA represents the linear ADC codes proportional to the measured light within a given full-scale range and the EXPONENT bits represent the current full-scale range selected. The selected range can either be automatically determined by the auto-range selection logic or manually selected as per セクション 6.4.3.

The lux level can be determined using the following equations. First, use  $\pm$  1 or  $\pm$  2 to calculate the MANTISSA. Next, use  $\pm$  3 or  $\pm$  4 to calculate the ADC\_CODES. Finally, use  $\pm$  6 to calculate the lux.

or

$$MANTISSA = (RESULT\_MSB \times 2^{8}) + RESULT\_LSB$$
 (2)

### where:

The RESULT MSB, RESULT LSB, and EXPONENT bits are parts of the output register

The RESULT\_MSB register carries the most significant 12 bits of the MANTISSA, and the RESULT\_LSB register carries the least significant eight bits of the MANTISSA. Use the previous equations to get the 20-bit MANTISSA number. The four EXPONENT bits are directly read from the register.

After the EXPONENT and MANTISSA portions are calculated, use  $\pm$  3 or  $\pm$  4 to calculate the linearized ADC\_CODES.



$$ADC\_CODES = (MANTISSA << E)$$
(3)

or

ADC CODES = 
$$(MANTISSA \times 2^{A}E)$$
 (4)

The maximum value for register E is 8, thus the ADC\_CODES is effectively a 28-bit number. As shown in  $\gtrsim$  6, the semi-logarithmic numbers are converted to a linear ADC\_CODES representation, which is simple to convert to lux.

(5)

$$lux = ADC\_CODES \times 585E-6 \text{ for the SOT-5X3 variant}$$
 (7)

The MANTISSA and ADC\_CODES are large numbers with 20 and 28 bits required to represent them. While developing firmware or software for these calculations, allocating appropriate data types to prevent data overflow is important. Some explicit typecasting to a larger data type is recommended, such as 32-bit representation before a left-shift operation (<<).

#### 6.4.6 Threshold Detection Calculations

The THRESHOLD\_H\_RESULT and THRESHOLD\_L\_RESULT threshold result registers are 12 bits, whereas the THRESHOLD\_H\_EXPONENT and THRESHOLD\_L\_EXPONENT threshold exponent registers are four bits. The threshold is compared at linear ADC\_CODES, as given by the following equations. Therefore, the threshold registers are padded with zeros internally to compare with the ADC\_CODES.

$$ADC\_CODES\_TH = THRESHOLD\_H\_RESULT << (8 + THRESHOLD\_H\_EXPONENT)$$
 (8)

or

ADC\_CODES\_TH = THRESHOLD\_H\_RESULT 
$$\times$$
 2<sup>(8 + THRESHOLD\_H\_EXPONENT)</sup> (9)

and

or

ADC\_CODES\_TL=THRESHOLD\_L\_RESULT 
$$\times$$
 2^(8 + THRESHOLD\_L\_EXPONENT) (11)

Thresholds are then compared as given in the following equations to detect *fault events*.

and

Based on the FAULT\_COUNT register setting, with consecutive fault high or fault low events, the respective FLAG\_H and FLAG\_L registers are set. See the Interrupt Modes of Operation section for more information. Understanding the relation between the THRESHOLD\_H\_EXPONENT, THRESHOLD\_H\_RESULT, THRESHOLD\_L\_EXPONENT, and THRESHOLD\_L\_RESULT register bits and the output registers is important to set the appropriate threshold based on application needs.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated



### 6.4.7 Light Resolution

The effective resolution of the OPT4003-Q1 is dependent on both the conversion time setting and the full-scale light range. Although the LSB resolution of the linear ADC\_CODES does not change, the effective or useful resolution of the device is dependent (as per  $\pm$  6-6) on the conversion time setting and the full-scale range. In conversion times where the effective resolution is lower, the LSBs are padded with 0.

表 6-6. Channel 0 Resolution Table for the USON Variant

			. 0 0. 0			1 10010 10	EXPONENT							
			0		2	3	4	5		7				
CONVERSIO	CONVERSIO	MANTISSA	U	1			4	5	6	,	8			
N_TIME	N TIME	EFFECTIVE	FULL-SCALE LUX											
REGISTER		BITS	561	1122	2244	4488	8976	17952	35903	71806	143613			
						Effect	ive Resolution	in Lux						
0	600 µs	9	1.096	2.191	4.38	8.77	17.53	35.06	70.12	140.25	280.49			
1	1 ms	10	547.84 m	1.096	2.191	4.38	8.77	17.53	35.06	70.12	140.25			
2	1.8 ms	11	273.92 m	547.84 m	1.096	2.191	4.38	8.77	17.53	35.06	70.12			
3	3.4 ms	12	136.96 m	273.92 m	547.84 m	1.096	2.191	4.38	8.77	17.53	35.06			
4	6.5 ms	13	68.48 m	136.96 m	273.92 m	547.84 m	1.096	2.191	4.38	8.77	17.53			
5	12.7 ms	14	34.24 m	68.48 m	136.96 m	273.92 m	547.84 m	1.096	2.191	4.38	8.77			
6	25 ms	15	17.12 m	34.24 m	68.48 m	136.96 m	273.92 m	547.84 m	1.096	2.191	4.38			
7	50 ms	16	8.56 m	17.12 m	34.24 m	68.48 m	136.96 m	273.92 m	547.84 m	1.096	2.191			
8	100 ms	17	4.28 m	8.56 m	17.12 m	34.24 m	68.48 m	136.96 m	273.92 m	547.84 m	1.096			
9	200 ms	18	2.14 m	4.28 m	8.56 m	17.12 m	34.24 m	68.48 m	136.96 m	273.92 m	547.84 m			
10	400 ms	19	1.07 m	2.14 m	4.28 m	8.56 m	17.12 m	34.24 m	68.48 m	136.96 m	273.92 m			
11	800 ms	20	0.535 m	1.07 m	2.14 m	4.28 m	8.56 m	17.12 m	34.24 m	68.48 m	136.96 m			

表 6-7. Channel 1 Resolution Table for the USON Variant

		MANTISSA EFFECTIVE				EXPONENT						
CONVERSION_	CONVERSION		0	1	2	3	4	5	6			
TIME REGISTER			FULL-SCALE IRRADIANCE (μW/cm²)									
REGISTER		BITS	429	858	1715	3431	6862	13724	27447			
			Effective Resolution (nW/cm²)									
0	600 µs	9	837.63	1675.26	3350.53	6701.06	13402.11	26804.22	53608.45			
1	1 ms	10	418.82	837.63	1675.26	3350.53	6701.06	13402.11	26804.22			
2	1.8 ms	11	209.41	418.82	837.63	1675.26	3350.53	6701.06	13402.11			
3	3.4 ms	12	104.7	209.41	418.82	837.63	1675.26	3350.53	6701.06			
4	6.5 ms	13	52.35	104.7	209.41	418.82	837.63	1675.26	3350.53			
5	12.7 ms	14	26.18	52.35	104.7	209.41	418.82	837.63	1675.26			
6	25 ms	15	13.09	26.18	52.35	104.7	209.41	418.82	837.63			
7	50 ms	16	6.54	13.09	26.18	52.35	104.7	209.41	418.82			
8	100 ms	17	3.27	6.54	13.09	26.18	52.35	104.7	209.41			
9	200 ms	18	1.64	3.27	6.54	13.09	26.18	52.35	104.7			
10	400 ms	19	0.818	1.64	3.27	6.54	13.09	26.18	52.35			
11	800 ms	20	0.409	0.818	1.64	3.27	6.54	13.09	26.18			

23

Product Folder Links: OPT4003-Q1



### 表 6-8. Channel 0 Resolution Table for the SOT-5X3 Variant

		EFFECTIVE					EXPONENT							
CONVERSIO			0	1	2	3	4	5	6	7	8			
N_TIME	CONVERSIO N TIME			FULL-SCALE LUX										
REGISTER		BITS	613	1227	2454	4907	9815	19629	39259	78517	157035			
				Effective Resolution in Lux										
0	600 µs	9	1.20	2.40	4.79	9.58	19.17	38.34	76.68	153.35	306.71			
1	1 ms	10	599.04 m	1.20	2.40	4.79	9.58	19.17	38.34	76.68	153.35			
2	1.8 ms	11	299.52 m	599.04 m	1.20	2.40	4.79	9.58	19.17	38.34	76.68			
3	3.4 ms	12	149.76 m	299.52 m	599.04 m	1.20	2.40	4.79	9.58	19.17	38.34			
4	6.5 ms	13	74.88 m	149.76 m	299.52 m	599.04 m	1.20	2.40	4.79	9.58	19.17			
5	12.7 ms	14	37.44 m	74.88 m	149.76 m	299.52 m	599.04 m	1.20	2.40	4.79	9.58			
6	25 ms	15	18.72 m	37.44 m	74.88 m	149.76 m	299.52 m	599.04 m	1.20	2.40	4.79			
7	50 ms	16	9.36 m	18.72 m	37.44 m	74.88 m	149.76 m	299.52 m	599.04 m	1.20	2.40			
8	100 ms	17	4.68 m	9.36 m	18.72 m	37.44 m	74.88 m	149.76 m	299.52 m	599.04 m	1.20			
9	200 ms	18	2.34 m	4.68 m	9.36 m	18.72 m	37.44 m	74.88 m	149.76 m	299.52 m	599.04 m			
10	400 ms	19	1.17 m	2.34 m	4.68 m	9.36 m	18.72 m	37.44 m	74.88 m	149.76 m	299.52 m			
11	800 ms	20	0.585 m	1.17 m	2.34 m	4.68 m	9.36 m	18.72 m	37.44 m	74.88 m	149.76 m			

### 表 6-9. Channel 1 Resolution Table for the SOT-5X3 Variant

		<b>3</b> (00)				EXPONENT								
		MANTISSA EFFECTIVE BITS												
CONVERSION_	CONVERSION		0	1	2	3	4	5	6					
TIME REGISTER	TIME		FULL-SCALE IRRADIANCE (μW/cm²)											
REGISTER		БПЗ	469	937	1875	3750	7499	14999	29998					
				Effective Resolution (nW/cm²)										
0	600 µs	9	915.46	1830.91	3661.82	7323.65	14647.30	29294.59	58589.18					
1	1 ms	10	457.73	915.46	1830.91	3661.82	7323.65	14647.30	29294.59					
2	1.8 ms	11	228.86	457.73	915.46	1830.91	3661.82	7323.65	14647.30					
3	3.4 ms	12	114.43	228.86	457.73	915.46	1830.91	3661.82	7323.65					
4	6.5 ms	13	57.22	114.43	228.86	457.73	915.46	1830.91	3661.82					
5	12.7 ms	14	28.61	57.22	114.43	228.86	457.73	915.46	1830.91					
6	25 ms	15	14.30	28.61	57.22	114.43	228.86	457.73	915.46					
7	50 ms	16	7.15	14.30	28.61	57.22	114.43	228.86	457.73					
8	100 ms	17	3.58	7.15	14.30	28.61	57.22	114.43	228.86					
9	200 ms	18	1.79	3.58	7.15	14.30	28.61	57.22	114.43					
10	400 ms	19	0.894	1.79	3.58	7.15	14.30	28.61	57.22					
11	800 ms	20	0.447	1.79	1.79	3.58	7.15	14.30	28.61					

### 6.5 Programming

The OPT4003-Q1 supports the transmission protocol for standard mode (up to 100 kHz), fast mode (up to 400 kHz), and high-speed mode (up to 2.6 MHz). Fast and standard modes are described as the default protocol, referred to as *F*/S. High-speed mode is described in the *High-Speed I2C Mode* section.

### 6.5.1 I2C Bus Overview

The OPT4003-Q1 offers compatibility with both  $I^2C$  and SMBus interfaces. The  $I^2C$  and SMBus protocols are essentially compatible with one another. The  $I^2C$  interface is used throughout this document as the primary example with the SMBus protocol specified only when a difference between the two protocols is discussed.

The device is connected to the bus with two pins: an SCL clock input pin and an SDA open-drain bidirectional data pin. The bus must have a controller device that generates the serial clock (SCL), controls the bus access, and generates start and stop conditions. To address a specific device, the controller initiates a start condition by pulling the data signal line (SDA) from a high logic level to a low logic level while SCL is high. All targets on the bus shift in the target address byte on the SCL rising edge, with the last bit indicating whether a read or write

Product Folder Links: OPT4003-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

operation is intended. During the ninth clock pulse, the target being addressed responds to the controller by generating an acknowledge bit by pulling SDA low.

Data transfer is then initiated and eight bits of data are sent, followed by an acknowledge bit. During data transfer, SDA must remain stable while SCL is high. Any change in SDA while SCL is high is interpreted as a start or stop condition. When all data are transferred, the controller generates a stop condition, indicated by pulling SDA from low to high while SCL is high. The device includes a 28-ms timeout on the I2C interface to prevent locking up the bus. If the SCL line is held low for this duration of time, the bus state machine is reset.

#### 6.5.1.1 Serial Bus Address

To communicate with the OPT4003-Q1, the controller must first initiate an I<sup>2</sup>C start command. Then, the controller must address target devices through a target address byte. The target address byte consists of a seven bit address and a direction bit that indicates whether the action is to be a read or write operation.

Four I<sup>2</sup>C addresses are possible by connecting the ADDR pin to one of four pins: GND, VDD, SDA, or SCL. 表 6-10 summarizes the possible addresses with the corresponding ADDR pin configuration. The state of the ADDR pin is sampled on every bus communication and must be driven or connected to the desired level before any activity on the interface occurs.

ADDR PIN CONNECTION	DEVICE I <sup>2</sup> C ADDRESS
GND	1000100
VDD	1000101
SDA	1000110
SCL	1000111

表 6-10. ADDR Pin Addresses


#### 6.5.1.2 Serial Interface

The OPT4003-Q1 operates as a target device on both the I<sup>2</sup>C bus and SMBus. Connections to the bus are made through the SCL clock input line and the SDA open-drain I/O line. The device supports the transmission protocol for standard mode (up to 100 kHz), fast mode (up to 400 kHz), and high-speed mode (up to 2.6 MHz). All data bytes are transmitted most significant bits first.

The SDA and SCL pins feature integrated spike-suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise.

### 6.5.2 Writing and Reading

Accessing a specific register on the OPT4003-Q1 is accomplished by writing the appropriate register address during the I<sup>2</sup>C transaction sequence. See the Register Maps for a complete list of registers and the corresponding register addresses. The value for the register address (as shown in 🗵 6-4) is the first byte transferred after the target address byte with the R/W bit low.



☑ 6-4. Setting the I<sup>2</sup>C Register Address

Product Folder Links: OPT4003-Q1

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25

Writing to a register begins with the first byte transmitted by the controller. This byte is the target address with the R/W bit low. The device then acknowledges receipt of a valid address. The next byte transmitted by the controller is the address of the register that data are to be written to. The next two bytes are written to the register addressed by the register address. The device acknowledges receipt of each data byte. The controller can terminate the data transfer by generating a start or stop condition.

When reading from the device, the last value stored in the register address by a write operation determines which register is read during a read operation. To change the register address for a read operation, a new partial I<sup>2</sup>C write transaction must be initiated. This partial write is accomplished by issuing a target address byte with the R/W bit low, followed by the register address byte and a stop command. The controller then generates a start condition and sends the target address byte with the R/W bit high to initiate the read command. The next byte is transmitted by the target and is the most significant byte of the register indicated by the register address. This byte is followed by an acknowledge from the controller, then the target transmits the least significant byte. The controller acknowledges receipt of the data byte. The controller can terminate the data transfer by generating a not-acknowledge after receiving any data byte, or by generating a start or stop condition. If repeated reads from the same register are desired, continually sending the register address bytes is not necessary. The device retains the register address until that number is changed by the next write operation.

☑ 6-5 and ☑ 6-6 show the write and read operation timing diagrams, respectively. Register bytes are sent most significant byte first, followed by the least significant byte.





図 6-5. I<sup>2</sup>C Write Example



A. An ACK by the controller can also be sent.

図 6-6. I<sup>2</sup>C Read Example

#### 6.5.2.1 High-Speed I<sup>2</sup>C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pullup resistors or active pullup devices. The controller generates a start condition followed by a valid serial byte containing the high-speed (HS) controller code 0000 1XXXb. This transmission is made in either standard mode or fast mode (up to 400 kHz). The device does not acknowledge the HS controller code but does recognize the code and switches the internal filters to support a 2.6-MHz operation.

The controller then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 2.6 MHz are allowed. Instead of using a stop condition, use repeated start conditions

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

to secure the bus in HS mode. A stop condition ends the HS mode and switches all internal filters of the device to support the F/S mode.

#### 6.5.2.2 Burst Read Mode

The OPT4003-Q1 supports I<sup>2</sup>C burst read mode, which helps minimize the number of transactions on the bus for efficient data transfer from the device to the controller.

Before considering the burst mode, a regular I<sup>2</sup>C read transaction involves an I<sup>2</sup>C write operation to the device read pointer, followed by the actual I<sup>2</sup>C read operation. If regular I<sup>2</sup>C read transactions are performed when reading from the output registers and FIFO registers, which are in continuous locations, then the register pointer is written every two bytes and this process takes up several clock cycles. With the burst mode enabled, the read pointer address is auto incremented after every register read (two bytes), eliminating the need to write operations to set the pointer for subsequent register reads.

Set the I2C\_BURST register to enable burst mode. When a stop command is issued, the pointer resets to the original register address before the auto-increments.  $\boxtimes$  6-7 shows a diagram of the I<sup>2</sup>C write, single read, and burst mode read operation.




図 6-7. I<sup>2</sup>C Operations

#### 6.5.2.3 General-Call Reset Command

The I<sup>2</sup>C general-call reset allows the host controller in one command to reset all devices on the bus that respond to the general-call reset command. Write to the I<sup>2</sup>C address 0 (0000 0000b) to initiate the general call. The reset command is initiated when the subsequent second address byte is 06h (0000 0110b). With this transaction, the device issues an acknowledge bit and sets all registers to the power-on-reset default condition.

## 6.5.2.4 SMBus Alert Response

The SMBus alert response provides a quick identification for which device issued the interrupt. Without this alert response capability, the processor can not determine which device pulled the interrupt line when there are multiple target devices connected.

The OPT4003-Q1 is designed to respond to the SMBus alert response address when in the latched window-style comparison mode. The OPT4003-Q1 does not respond to the SMBus alert response when in transparent mode.

⊠ 6-8 shows the behavior of the device towards the SMBus alert response. When the interrupt line to the processor is pulled to active, the controller can broadcast the alert response target address. Following this alert response, any target devices that generated an alert identify themselves by acknowledging the alert response and sending the respective I<sup>2</sup>C address on the bus. The alert response can activate several different target


Product Folder Links: OPT4003-Q1

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27

devices simultaneously. If more than one target attempts to respond, bus arbitration rules apply. The device with the lowest address wins the arbitration. If the OPT4003-Q1 loses the arbitration, the device does not acknowledge the I<sup>2</sup>C transaction and the INT pin remains in an active state, prompting the I<sup>2</sup>C controller processor to issue a subsequent SMBus alert response. When the OPT4003-Q1 wins the arbitration, the device acknowledges the transaction and sets the INT pin to inactive. The controller can issue that same command again, as many times as necessary to clear the INT pin. See the *Interrupt Modes of Operation* section for information on how the flags and INT pin are controlled. The controller can obtain information about the source of the OPT4003-Q1 interrupt from the address broadcast in the above process. The FLAG\_H value is sent as the final LSB of the address to provide the controller additional information about the cause of the OPT4003-Q1 interrupt. If the controller requires additional information, the result register or the configuration register can be queried. The FLAG\_H and FLAG\_L fields are not cleared with an SMBus alert response.



A. FH is the FLAG\_H register.

図 6-8. Timing Diagram for SMBus Alert Response



# 7 Register Maps

## 図 7-1. ALL Register Map

ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
00h		EXPONE	NT_CH0							RESULT_	MSB_CH0						
01h				RESULT_	LSB_CH0				COUNTER_CH0					CRC	CRC_CH0		
02h		EXPONE	ENT_CH1					RESULT_MSB_CH1									
03h				RESULT_	LSB_CH1				COUNTER_CH1					CRC	_CH1		
04h	EXPONENT_FIFO_CH0 RESULT_MSB_FIFO_CH0																
05h	RESULT_LSB_FIFO_CH0									COUNTER	_FIFO_CH0			CRC_FI	FIFO_CH0		
06h	EXPONENT_FIFO_CH1							RESULT_MSB_FIFO_CH1									
07h				RESULT_LSI	B_FIFO_CH1				COUNTER_FIFO_CH1					CRC_FIFO_CH1			
08h		THRESHOLD_	L_EXPONENT	-					THRESHOLD_L_RESULT								
09h		THRESHOLD_	H_EXPONENT						THRESHOLD_H_RESULT								
0Ah	QWAKE	0		RAN	NGE			CONVER	SION_TIME		OPERATIN	IG_MODE	LATCH	INT_POL	FAULT.	COUNT	
0Bh					12	28					THRESHOL D_CH_SEL	INT_DIR	INT_	CFG	0	I2C_BURST	
001	FLAG ON_READY								FLAG_L								
0Ch				<b>D</b> .		_FLAG											
11h	1	)	DI	DL						DI	DH						

資料に関するフィードバック (ご意見やお問い合わせ) を送信

29

## 7.1 Register Descriptions

## 7.1.1 Register 0h (offset = 0h) [reset = 0h]

## 図 7-2. Register 0h

15	14	13	12	11	10	9	8	
	EXPONE	NT_CH0		RESULT_MSB_CH0				
	R-	0h		R-0h				
7	7 6 5 4			3	2	1	0	
	RESULT_MSB_CH0							
R-0h								

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-3. Register 00 Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	EXPONENT_CH0	R	0h	EXPONENT output CH0. Determines the full-scale range of the light measurement for the channel. Used as a scaling factor for lux calculation.
11-0	RESULT_MSB_C H0	R	Oh	Result register MSB (most significant bits) CH0. Used to calculate the MANTISSA representing light level within a given EXPONENT or full-scale range.

## 7.1.2 Register 1h (offset = 1h) [reset = 0h]

### 図 7-4. Register 1h

			9.0.0.					
15	14	13	12	11	10	9	8	
	RESULT_LSB_CH0							
			R-	-0h				
7	6	5	4	3	2	1	0	
	COUNT	ER_CH0		CRC_CH0				
	R-	0h			R-	-0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-5. Register 01 Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	RESULT_LSB_C H0	R	0h	Result register LSB (least significant bits) CH0. Used to calculate MANTISSA representing light level within a given EXPONENT or full-scale range.
7-4	COUNTER_CH0	R	0h	Sample counter CH0. Rolling counter that increments for every conversion.
3-0	CRC_CH0	R	0h	CRC bits CH0. R[19:0] = MANTISSA = ((RESULT_MSB<<8) + RESULT_LSB X[0] = XOR(E[3:0], R[19:0], C[3:0]) XOR of all bits X[1] = XOR(C[1], C[3], R[1], R[3], R[5], R[7], R[9], R[11], R[13], R[15], R[17], R[19], E[1], E[3]) X[2] = XOR(C[3], R[3], R[7], R[11], R[15], R[19], E[3]) X[3] = XOR(R[3], R[11], R[19])

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

## 7.1.3 Register 2h (offset = 2h) [reset = 0h]

## 図 7-6. Register 2h

15	14	13	12	11	10	9	8	
	EXPONE	NT_CH1		RESULT_MSB_CH1				
	R-	0h		R-0h				
7	7 6 5 4				2	1	0	
	RESULT_MSB_CH1							
	R-0h							

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-7. Register 02 Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	EXPONENT_CH1	R	0h	EXPONENT output CH1. Determines the full-scale range of the light measurement for the channel. Used as a scaling factor for lux calculation.
11-0	RESULT_MSB_C H1	R	0h	Result register MSB (most significant bits) CH1. Used to calculate the MANTISSA representing light level within a given EXPONENT or full-scale range.

## 7.1.4 Register 3h (offset = 3h) [reset = 0h]

### 図 7-8. Register 3h

₽ 7-0. INEGISTER OF							
14	13	12	11	10	9	8	
RESULT_LSB_CH1							
		R-	0h				
6	5	4	3	2	1	0	
COUNTE	ER_CH1		CRC_CH1				
R-0	0h			R-	0h		
	6 COUNTE	14 13  6 5  COUNTER_CH1  R-0h	14 13 12  RESULT_  R-  6 5 4  COUNTER_CH1	14 13 12 11  RESULT_LSB_CH1  R-0h  6 5 4 3  COUNTER_CH1	14         13         12         11         10           RESULT_LSB_CH1           R-0h           6         5         4         3         2           COUNTER_CH1         CRC	14         13         12         11         10         9           RESULT_LSB_CH1           R-0h           6         5         4         3         2         1           COUNTER_CH1         CRC_CH1	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-9. Register 03 Field Descriptions

Bit	Field	Type	Reset	Description				
15-8	RESULT_LSB_C H1	R	0h	Result register LSB (least significant bits) CH1. Used to calculate MANTISSA representing light level within a given EXPONENT or full-scale range.				
7-4	COUNTER_CH1	R	0h	Sample counter CH1. Rolling counter that increments for every conversion.				
3-0	CRC_CH1	R	0h	CRC bits CH1. R[19:0] = MANTISSA = ((RESULT_MSB<<8) + RESULT_LSB X[0] = XOR(E[3:0], R[19:0], C[3:0]) XOR of all bits X[1] = XOR(C[1], C[3], R[1], R[3], R[5], R[7], R[9], R[11], R[13], R[15], R[17], R[19], E[1], E[3]) X[2] = XOR(C[3], R[3], R[7], R[11], R[15], R[19], E[3]) X[3] = XOR(R[3], R[11], R[19])				



## 7.1.5 Register 4h (offset = 4h) [reset = 0h]

### 図 7-10. Register 4h

			-	0				
15	14	13	12	11	10	9	8	
	EXPONENT	_FIFO_CH0		RESULT_MSB_FIFO_CH0				
	R-	0h		R-0h				
7	6	5	4	3	2	1	0	
	RESULT_MSB_FIFO_CH0							
	R-0h							

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-11. Register 04 Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	EXPONENT_FIF O_CH0	R	0h	EXPONENT register from FIFO CH0
11-0	RESULT_MSB_FI FO_CH0	R	0h	RESULT_MSB Register from FIFO CH0

## 7.1.6 Register 5h (offset = 5h) [reset = 0h]

### 図 7-12. Register 5h

				- 9				
15	14	13	12	11	10	9	8	
	RESULT_LSB_FIFO_CH0							
			R-	0h				
7	6	5	4	3	2	1	0	
	COUNTER	FIFO_CH0		CRC_FIFO_CH0				
	R-	-0h			R-	0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-13. Register 05 Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESULT_LSB_FI FO_CH0	R	0h	RESULT_LSB register from FIFO CH0
7-4	COUNTER_FIFO _CH0	R	0h	COUNTER register from FIFO CH0
3-0	CRC_FIFO_CH0	R	0h	CRC register from FIFO CH0

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

## 7.1.7 Register 6h (offset = 6h) [reset = 0h]

## 図 7-14. Register 6h

15	14	13	12	11	10	9	8	
	EXPONENT	_FIFO_CH1		RESULT_MSB_FIFO_CH1				
	R-	0h		R-0h				
7 6 5 4 3 2 1					0			
RESULT_MSB_FIFO_CH1								
			R-	0h				

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

### 図 7-15. Register 06 Field Descriptions

Bit	Field	Туре	Reset	Description				
15-12	EXPONENT_FIF O_CH1	R	0h	EXPONENT register from FIFO CH1				
11-0	RESULT_MSB_FI FO_CH1	R	0h	RESULT_MSB register from FIFO CH1				

## 7.1.8 Register 7h (offset = 7h) [reset = 0h]

## 図 7-16. Register 7h

	₽ 7-10. Kegistei 711									
15	14	13	12	11	10	9	8			
RESULT_LSB_FIFO_CH1										
R-0h										
7	6	5	4	3	2	1	0			
COUNTER_FIFO_CH1 CRC_FIFO_CH1										
	R-	0h			R-	0h				

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-17. Register 07 Field Descriptions

Bit	Field	Type	Reset	Description			
15-8	RESULT_LSB_FI FO_CH1	R	0h	RESULT_LSB register from FIFO CH1			
7-4	COUNTER_FIFO _CH1	R	0h	COUNTER register from FIFO CH1			
3-0	CRC_FIFO_CH1	R	0h	CRC register from FIFO CH1			

33

Product Folder Links: OPT4003-Q1

## 7.1.9 Register 8h (offset = 8h) [reset = 0h]

### 図 7-18. Register 8h

15	14	13	12	11	10	9	8			
	THRESHOLD_	L_EXPONENT		THRESHOLD_L_RESULT						
	R/M	/-0h			R/W	V-0h				
7 6 5 4 3 2 1					0					
THRESHOLD_L_RESULT										
			R/V	V-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-19. Register 08 Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	THRESHOLD_L_ EXPONENT	R/W	0h	Threshold low register exponent
11-0	THRESHOLD_L_ RESULT	R/W	0h	Threshold low register result

## 7.1.10 Register 9h (offset = 9h) [reset = BFFFh]

### 図 7-20. Register 9h

	<b>—</b> 1 - 21 1 (09) (10)										
15	14	13	12	11	10	9	8				
	THRESHOLD_	H_EXPONENT			THRESHOLD	D_H_RESULT					
	R/W	/-Bh			R/W	V-Fh					
7 6 5 4 3 2 1 0						0					
THRESHOLD_H_RESULT											
			R/W	-FFh							

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-21. Register 09 Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	THRESHOLD_H_ EXPONENT	R/W	Bh	Threshold high register exponent
11-0	THRESHOLD_H_ RESULT	R/W	FFFh	Threshold high register result

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated



## 7.1.11 Register Ah (offset = Ah) [reset = 3208h]

## 図 7-22. Register Ah

15	14	13	12	11	10	9	8	
QWAKE	0		RANGE CONVERSION_TIME					
R/W-0h	R/W-0h	R/W-Ch R/W-2h					V-2h	
7	6	5	4	3	2	1	0	
CONVERS	SION_TIME	OPERATIN	NG_MODE	LATCH	INT_POL	FAULT_COUNT		
R/W	V-0h	R/W	/-0h	R/W-1h	R/W-0h	R/W-0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

### 図 7-23. Register 0A Field Descriptions

Bit	Field	Type	Reset	Description
15-15	QWAKE	R/W	0h	Quick wake-up from standby in one-shot mode by not powering down all circuits. Applicable only in one-shot mode and helps get out of standby mode faster with penalty in power consumption compared to full standby mode.
14-14	0	R/W	0h	Must read or write 0
13-10	RANGE	R/W	Ch	Controls the full-scale light level range of the device. The format of this register is same as the EXPONENT register for all values from 0 to 8. For CH0 and CH1 RANGE and corresponding EXPONENT values see セクション 6.4.3.
9-6	CONVERSION_TI ME	R/W	8h	Controls the device conversion time  0 = 600 µs  1 = 1 ms  2 = 1.8 ms  3 = 3.4 ms  4 = 6.5 ms  5 = 12.7 ms  6 = 25 ms  7 = 50 ms  8 = 100 ms  9 = 200 ms  10 = 400 ms  11 = 800 ms
5-4	OPERATING_MO DE	R/W	0h	Controls device mode of operation 0 = Power-down 1 = Forced auto-range one-shot 2 = One-shot 3 = Continuous
3-3	LATCH	R/W	1h	Controls the functionality of the interrupt reporting mechanisms for the INT pin for the threshold detection logic
2-2	INT_POL	R/W	0h	Controls the polarity or active state of the INT pin .  0 = Active low  1 = Active high
1-0	FAULT_COUNT	R/W	0h	Fault count register instructs the device as to how many consecutive fault events are required to trigger the threshold mechanisms: the flag high (FLAG_H) and the flag low (FLAG_L) registers.  0 = One fault count 1 = Two fault counts 2 = Four fault counts 3 = Eight fault counts

## 7.1.12 Register Bh (offset = Bh) [reset = 8011h]

図 7-24. Register Bh

E 7-24. Register Bit							
15	14	13	12	11	10	9	8



図 7-24. Register Bh (続き)	図	7-24.	Register	Bh	(続き)
--------------------------	---	-------	----------	----	------

<b>—</b> • = • • • • • • • • • • • • • • • • •										
1	0	0	0	0	0	0	0			
R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0			
0	0	THRESHOLD_ CH_SEL	INT_DIR	INT_CFG		0	I2C_BURST			
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-0h		R/W-0h	R/W-1h			

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-25. Register 0B Field Descriptions

Bit	Field	Туре	Reset	Description	
15-6	128	R/W	200h	Must read or write 128	
5-5	THRESHOLD_CH _SEL	R/W	0h	Channel select for threshold logic 0 = CH0 selected 1 = CH1 selected	
4-4	INT_DIR	R/W	1h	Determines the direction of the INT pin . 0 = Input 1 = Output	
3-2	INT_CFG	R/W	0h	Controls the output interrupt mechanism after end of conversion  0 = SMBus alert  1 = INT pin asserted after every conversion  2 = INT pin asserted after every two conversions  3 = INT pin asserted after every 4 conversions (FIFO full)	
1-1	0	R/W	0h	Must read or write 0	
0-0	I2C_BURST	R/W	1h	When set, enables I <sup>2</sup> C burst mode minimizing I <sup>2</sup> C read cycles by auto incrementing read register pointer by 1 after every register read.	

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

36

Product Folder Links: OPT4003-Q1

# 7.1.13 Register Ch (offset = Ch) [reset = 0h]

# 図 7-26. Register Ch

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
0	0	0	0	OVERLOAD_F LAG	CONVERSION _READY_FLAG	FLAG_H	FLAG_L
R/W-0h	R/W-0h	R/W-0h R/W-0h		R-0h	R-0h	R-0h	R-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## 図 7-27. Register 0C Field Descriptions

Extra register of field bescriptions											
Bit	Field	Type	Reset	Description							
15-4	0	R/W	0h	Must read or write 0							
3-3	OVERLOAD_FLA G	R	0h	Indicates when an overflow condition occurs in the data conversion process, typically because the light illuminating the device exceeds the full-scale range.							
2-2	CONVERSION_R EADY_FLAG	R	0h	Conversion-ready flag indicates when a conversion completes. The flag is set to 1 at the end of a conversion and is cleared (set to 0) when register address 0xC is either read or written with any non-zero value.  0 = Conversion in progress 1 = Conversion is complete							
1-1	FLAG_H	R	Oh	Flag high register identifies that the result of a conversion is the measurement of a specified level of interest. FLAG_H is set to 1 when the result is larger than the level in the THRESHOLD_H_EXPONENT and THRESHOLD_H_RESULT registers for a consecutive number of measurements defined by the FAULT_COUNT register.							
0-0	FLAG_L	R	0h	Flag low register identifies that the result of a measurement is smaller than a specified level of interest. FL is set to 1 when the result is smaller than the level in the THRESHOLD_LOW_EXPONENT and THRESHOLD_L_RESULT registers for a consecutive number of measurements defined by the FAULT_COUNT register.							

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37

Product Folder Links: OPT4003-Q1



## 7.1.14 Register 11h (offset = 11h) [reset = 121h]

# 図 7-28. Register 11h

15	14	13	12	11	10	9	8			
0	0	DI	DL	DIDH						
R/W-0h	R/W-0h	R-	0h	R-2h						
7	6	5	4	3	2	1	0			
DIDH										
R-21h										

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

# 図 7-29. Register 11 Field Descriptions

Bit	Bit         Field         Type           15-14         0         R/W           13-12         DIDL         R           11-0         DIDH         R		Reset	Description
15-14			0h	Must read or write 0
13-12			0h	Device ID L
11-0			221h	Device ID H

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

38

Product Folder Links: OPT4003-Q1

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


## 8.1 Application Information

Because ambient light sensors are used in a wide variety of applications that require precise measurement of light as perceived by the human eye, the sensors have a specialized filter that mimics the human eye. The following sections show crucial information about integrating the OPT4003-Q1 in applications.

## 8.2 Typical Application

#### 8.2.1 Electrical Interface

As shown in  $\boxtimes$  8-1, the electrical interface is quite simple. Connect the OPT4003-Q1 I²C SDA and SCL pins to the same pins of an applications processor, microcontroller, or other digital processor. If that digital processor requires an interrupt resulting from an event of interest from the OPT4003-Q1, then connect the INT pin to either an interrupt or general-purpose I/O pin of the processor . There are multiple uses for this INT pin, including triggering a measurement on one-shot mode, signaling the system to wake up from low-power mode, processing other tasks while waiting for an ambient light event of interest, or alerting the processor that a sample is ready to be read. Connect pullup resistors between a power supply appropriate for digital communication and the SDA and SCL pins (because the pins have open-drain output structures). If the INT pin is used, connect a pullup resistor to the INT pin. A typical value for these pullup resistors is 10 k $\Omega$ . The resistor choice can be optimized in conjunction to the bus capacitance to balance the system speed, power, noise immunity, and other requirements.



**図 8-1. Typical Application Schematic** 

The power-supply and grounding considerations are discussed in the *Power Supply Recommendations* section.

Although spike suppression is integrated in the SDA and SCL pin circuits, use proper layout practices to minimize the amount of coupling into the communication lines. One possible introduction of noise occurs from

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39



capacitively coupling signal edges between the two communication lines. Another possible noise introduction comes from other switching noise sources present in the system, especially for long communication lines. In noisy environments, shield communication lines to reduce the possibility of unintended noise coupling into the digital I/O lines that can be incorrectly interpreted.

### 8.2.1.1 Design Requirements

This section describes the design requirements for a light sensor integrated into a system behind an enclosure cutout with a dark glass. This application is a common example of a light sensor system integration. Key considerations, such as sensor field of view (FoV) and dark glass transmission, are discussed in the *Optical Interface* section.

### 8.2.1.1.1 Optical Interface

8-2 shows the dimensions of the optical area.

The light gray area indicates the channel 0 photodiode and the dark gray area indicates the channel 1 photodiode.




図 8-2. USON Sensor Position

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SBASA69




図 8-3. SOT-5X3 Sensor Position

Generally, any physical component that affects the light illuminating the sensing area of a light sensor also affects the performance of that light sensor. For example, a dark or opaque window can be used to further enhance the visual appeal of the design by hiding the sensor from view. This window material is typically transparent plastic or glass. Therefore, for the best performance, make sure to understand and control the effect of these components. Design a window width and height to permit light from a sufficient field of view to illuminate the sensor. For best performance, use a field of view of at least ±35°, or preferably ±45° or more. Understanding and designing the field of view is discussed further in the *Ambient Light Sensor Application Guide* application note.

The visible-spectrum transmission for dark windows typically ranges between 5% to 30%, but can be less than 1%. Specify a visible-spectrum transmission as low as, but no more than, necessary to achieve sufficient visual appeal because decreased transmission decreases the available light for the sensor to measure. The windows are made dark by either applying an ink to a transparent window material, or including a dye or other optical substance within the window material. This attenuating transmission in the visible spectrum of the window creates a ratio between the light on the outside of the design and the light that is measured by the device. To accurately measure the light outside of the design, compensate the device measurement for this ratio.

Although the inks and dyes of dark windows serve a primary purpose of being minimally transmissive to visible light, some inks and dyes can also be very transmissive to infrared light. The use of these inks and dyes further decreases the ratio of visible to infrared light, and thus decreases sensor measurement accuracy. However, because of the excellent red and infrared rejection of the device, this effect is minimized, and good results are achieved under a dark window with similar spectral responses.

For best accuracy, avoid grill-like window structures, unless the designer understands the optical effects sufficiently. These grill-like window structures create a nonuniform illumination pattern on the sensor that causes light measurement results to vary with placement tolerances and the angle of incidence of the light. If a grill-like structure is desired, then this device is an excellent sensor choice because the device is minimally sensitive to illumination uniformity issues disrupting the measurement process.

Light pipes can appear attractive for aiding in the optomechanical design that brings light to the sensor; however, do not use light pipes with any light sensor unless the system designer fully understands the ramifications of the optical physics of light pipes within the full context of the design and objectives.

#### 8.2.1.2 Detailed Design Procedure

## 8.2.1.2.1 Optomechanical Design (USON, SOT-5X3 Variant)

After completing the electrical design, the next task is the optomechanical design. Window sizing and placement is discussed in more rigorous detail in the *Ambient Light Sensor Application Guide*.

#### 8.2.1.3 Application Curves

The sensor spectral matching to the human eye photopic response (see  $\boxtimes$  5-2 and  $\boxtimes$  5-3) determines the sensor capability of reporting accurate light intensity readings across lighting conditions. The sensitivity of the IR channel allows the sensor to take accurate NIR measurements, even in the presence of visible light. The bare device response over angle for both channels is illustrated in  $\boxtimes$  5-4 and  $\boxtimes$  5-5. The sensor spectral response and response over angle can be affected when the sensor is integrated at the system level. The *OPT3001: Ambient Light Sensor Application Guide* application note gives more details on integrating the light sensor and system level design considerations.

## 8.3 Best Design Practices

As with any optical product, take special care when handling the OPT4003-Q1. The optical surface of the device must be kept clean for the best performance, both when prototyping with the device and during mass production manufacturing procedures. Keep the optical surface clean of fingerprints, dust, and other optical-inhibiting contaminants. Use a properly-sized vacuum manipulation tool to handle the device.

If the optical surface of the device requires cleaning, then use a few gentle brushes with a soft swab of deionized water or isopropyl alcohol. Avoid potentially abrasive cleaning and manipulating tools and excessive force that can scratch the optical surface.

If the OPT4003-Q1 performance is diminished in any way, then inspect the optical surface for dirt, scratches, or other optical artifacts.

# 8.4 Power Supply Recommendations

Although the OPT4003-Q1 has low sensitivity to power-supply issues, good practices are always recommended. For best performance, the device VDD pin must have a stable, low-noise power supply with a 100-nF bypass capacitor close to the device and solid grounding. There are many options for powering the device because of the device low current consumption levels.

# 8.5 Layout

# 8.5.1 Layout Guidelines

TI highly recommends placing the decoupling capacitor close to the device, but remember that optically reflective surfaces of components also affect the performance of the design. Consider the three-dimensional geometry of all components and structures around the sensor to prevent unexpected results from secondary optical reflections. Placing capacitors and components at a distance of at least twice the height of the component is typically sufficient. The best optical layout is to place all close components on the opposite side of the PCB from the OPT4003-Q1. However, this approach is not practical for the constraints of every design.

The device layout is also critical for good SMT assembly. Two types of land pattern pads can be used for this package: solder mask defined pads (SMD) and non-solder mask defined pads (NSMD). SMD pads have a solder mask opening that is smaller than the metal pads, whereas, NSMD has a solder mask opening that is larger than the metal pad.  $\boxtimes$  8-4 illustrates these types of landing-pattern pads. SMD pads are preferred because these pads provide a more accurate soldering-pad dimension with the trace connections. For further discussion of SMT and PCB recommendations, see the *Soldering and Handling Recommendations (USON, SOT-5X3 Variant)* section.

English Data Sheet: SBASA69






図 8-4. Solder Mask Defined Pad (SMD) and Non-Solder Mask Defined Pad (NSMD)

## 8.5.1.1 Soldering and Handling Recommendations (USON, SOT-5X3 Variant)

The OPT4003-Q1 is qualified for three soldering reflow operations as per JEDEC JSTD-020.

注

Excessive heat can discolor the device and affect optical performance.

See the *QFN and SON PCB Attachment* application note for details on the soldering thermal profile and other information. Discard the device and do not reattach if the OPT4003-Q1 must be removed from a PCB.

As with most optical devices, take special care to make sure that optical surfaces of the device stay clean and free from damage. See \*\*\formalfoname{2} \in 8.3 for more detailed recommendations. For best optical performance, solder flux and any other possible debris must be cleaned after the soldering processes.

⊠ 8-5 shows how to identify pin 1 on the bottom side of the package. ⊠ 8-7 shows various identification features for pin 1 on the top side of the package.





NOTE: The bottom side of the device features an angled feature to denote pin 1.

図 8-5. Identification Feature for Pin 1

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

43






図 8-6. Pin 1 Identification Features for SOT-5X3 Package




図 8-7. Pin 1 Identification Features for USON Package



# 8.5.2 Layout Example




図 8-8. Layout Example for DTS Package




図 8-9. Layout Example for DNP Package

English Data Sheet: SBASA69



# 9 デバイスおよびドキュメントのサポート

# 9.1 ドキュメントのサポート

#### 9.1.1 Related Documentation

For related documentation see the following:

- · Texas Instruments, Ambient Light Sensor Application Guide, application note
- · Texas Instruments, Light Sensor Evaluation Module User's Guide, user's guide
- Texas Instruments, QFN and SON PCB Attachment, application note

### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

## 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision B (December 2024) to Revision C (January 2025)	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	2
•	Added SOT-5X3 package	4
	Changed peak irradiance spectral responsivity of CH0 from 550nm to 560nm and CH1 from from 810nm for the USON package	m to
•	Changed CH0 peak responsivity from 1280 codes per μW/cm² to 12800 codes per μW/cm² for the USON package	
•	Added CH1 measurement output result for the USON package	
	Added range selection settings for SOT-5X3 package	
	Added Resolution Table for the SOT-5X3 package	
	Added SOT-5X3 sensor position	
•	Added SOT-5X3 package placement view	42

Product Folder Links: OPT4003-Q1

S問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

Added layout examples for SOT-5X3 package	45
Changes from Revision A (December 2023) to Revision B (December 2024)	Page
・ ドキュメント全体にわたって表、図、相互参照の採番方法を更新	2
Changes from Revision * (August 2023) to Revision A (December 2023)	Page
<ul><li>ドキュメントのステータスを「事前情報」から「量産データ」に変更</li></ul>	1

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: OPT4003-Q1

資料に関するフィードバック(ご意見やお問い合わせ)を送信

47

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPT4003DNPRQ1	Active	Production	USON (DNP)   6	3000   LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 105	3Q
OPT4003DNPRQ1.A	Active	Production	USON (DNP)   6	3000   LARGE T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-40 to 105	3Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Jan-2025

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPT4003DNPRQ1	USON	DNP	6	3000	330.0	12.4	2.3	2.3	0.9	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 6-Jan-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPT4003DNPRQ1	USON	DNP	6	3000	356.0	338.0	48.0	

PLASTIC SMALL OUTLINE NO-LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- Optical package with clear mold compound.




PLASTIC SMALL OUTLINE NO-LEAD



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC SMALL OUTLINE NO-LEAD



# NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated