







**OPA814** 



JAJSK63A - APRIL 2023 - REVISED NOVEMBER 2023

# OPA814 600MHz、高精度、ユニティ・ゲインで安定、FET 入力オペアンプ

## 1 特長

- 広い帯域幅:
  - ゲイン帯域幅積:250MHz
  - 帯域幅 (G = 1V/V):600MHz
  - 大信号帯域幅 (2V<sub>PP</sub>):200MHz
  - スルーレート: **750V/μs**
- 高精度
  - 入力オフセット電圧:250µV (最大値)
  - 入力オフセット電圧ドリフト:3.5µV/℃ (最大値)
- 入力電圧ノイズ:5.3nV/√Hz
- 入力バイアス電流:2pA
- 低歪み (R<sub>L</sub> = 100Ω、V<sub>O</sub> = 2V<sub>PP</sub>):
  - 10MHz ੴ HD2、HD3:-75dBc、-100dBc
- 電源電圧範囲:6V~12.6V
- 消費電流:16mA
- OPA656 の性能アップグレード版

## 2 アプリケーション

- 高速データ・アクイジション (DAQ)
- アクティブ・プローブ
- オシロスコープ
- 光通信モジュール
- テストおよび測定機器のフロントエンド
- 医療用および化学用分析器
- 光時間領域反射測定法 (OTDR)

## 3 概要

OPA814 は、高速、高精度、広いダイナミック・レンジのア プリケーションに適した、ユニティ・ゲインで安定している電 圧帰還型オペアンプです。

OPA814 は、低ノイズの接合ゲート電界効果トランジスタ (JFET) 入力段を備えており、250MHz の広いゲイン帯域 幅と 6V~12.6V の電源電圧範囲を特長としています。 **750V/µs** の高いスルーレートにより、高速デジタイザ、アク ティブ・プローブ、その他のテストおよび測定アプリケーシ ョンで高インピーダンスのバッファとして使用する場合、広 い大信号帯域幅と低歪みを実現できます。


OPA814 は、入力オフセット電圧が ±250µV と非常に低 く、オフセット電圧ドリフトは ±3.5µV/℃です。 入力バイアス 電流がピコアンペア単位であり、また、入力電圧ノイズが 低い (5.3nV/\Hz) ため、OPA814 は光学テスト機器、通 信機器、医療用および科学用計測機器に優れた広帯域ト ランスインピーダンス・アンプです。

OPA814 は、8 ピンの SOIC パッケージで供給されます。 このデバイスは、産業用温度範囲の -40℃~+85℃で動 作が規定されています。


#### パッケージ情報

部品番号 <sup>(1)</sup>	パッケージ <sup>(2)</sup>	パッケージ サイズ <sup>(3)</sup>				
OPA814	D (SOIC, 8)	4.9mm × 6mm				
	DBV (SOT-23, 5)	2.9mm × 2.8mm				

- 「製品比較」表を参照してください。 (1)
- (2) 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



高入力インピーダンス デジタイザ フロント エンド



大信号周波数応答



# **Table of Contents**

1 特長	1
2 アプリケーション	1
3 概要	
4 Device Comparison Table	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	
6.4 Thermal Information	4
6.5 Electrical Characteristics:	5
6.6 Typical Characteristics	7
7 Detailed Description	13
7.1 Overview	13
7.2 Functional Block Diagram	13
7.3 Feature Description	
7.4 Device Functional Modes	

o Application and implementation	10
8.1 Application Information	16
8.2 Typical Application	18
8.3 Power Supply Recommendations	20
8.4 Layout	20
9 Device and Documentation Support	22
9.1 Device Support	<mark>22</mark>
9.2 Documentation Support	22
9.3ドキュメントの更新通知を受け取る方法	<mark>22</mark>
9.4 サポート・リソース	<mark>2</mark> 2
9.5 Trademarks	22
9.6 静電気放電に関する注意事項	22
9.7 用語集	22
10 Revision History	23
11 Mechanical, Packaging, and Orderable	
Information	23



## **4 Device Comparison Table**

DEVICE	SUPPLY VOLTAGE (V)	GBW (MHz)	INPUT	SLEW RATE (V/µs)	VOLTAGE NOISE (nV/√Hz)	MINIMUM STABLE GAIN (V/V)
OPA814	±6.3	250	FET	750	5.3	1
OPA817	±6.3	400	FET	1000	4.5	1
OPA818	±6.5	2700	FET	1400	2.2	7
OPA656	±5	230	FET	290	7	1
OPA858	±2.5	5500	CMOS	2000	2.5	7
OPA859	±2.5	900	CMOS	1150	3.3	1
THS4631	±15	210	FET	1000	7	1

# **5 Pin Configuration and Functions**




図 5-1. D Package, 8-Pin SOIC (Top View)




図 5-2. DBV Package, 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions

PIN					
	NO. TYPE DESCRIPTION		DESCRIPTION		
NAME	D (SOIC)	DBV (SOT-23)			
IN-	2	4	Input	Inverting input	
IN+	3	3	Input	Noninverting input	
NC	1, 5, 8	_	_	No internal connection to the die.	
OUT	6	1	Output	Output of amplifier	
VS-	4	2	Power	Negative power supply	
VS+	7	5	Power	Positive power supply	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Vs	Total supply voltage (V <sub>S+</sub> – V <sub>S-</sub> )		13	V
	dV <sub>S</sub> /dT for supply turn-on and turn-off <sup>(2)</sup>		1	V/µs
VI	Input voltage	V <sub>S-</sub>	V <sub>S+</sub>	V
$V_{\text{ID}}$	Differential input voltage	V <sub>S-</sub>	V <sub>S+</sub>	V
I <sub>I</sub>	Continuous input current <sup>(3)</sup>		±10	mA
Io	Continuous output current <sup>(4)</sup>		±30	mA
	Continuous power dissipation	See Thermal Info	rmation	
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Staying below this specification makes sure that the edge-triggered ESD absorption devices across the supply pins remain off.
- (3) Continuous input current limit for the ESD diodes to supply pins.
- (4) Long-term continuous current for electromigration limits.

## 6.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	<b>V</b>

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{S+} - V_{S-}$	Total supply voltage	6	10	12.6	V
T <sub>A</sub>	Ambient temperature	-40	25	85	°C

#### 6.4 Thermal Information

		OP	A814	
	THERMAL METRIC(1)	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	122.9	154	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	63.1	88.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.3	55.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	16.1	33.7	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	65.5	55.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SBOSA14



## **6.5 Electrical Characteristics:**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	RFORMANCE					
		V <sub>OUT</sub> = 200 mV <sub>PP</sub> , G = 1 V/V		600		
SSBW	Small-signal bandwidth	V <sub>OUT</sub> = 200 mV <sub>PP</sub> , G = 2 V/V		250		MHz
		V <sub>OUT</sub> = 200 mV <sub>PP</sub> , G = 10 V/V		25		
	Gain-bandwidth product	G >= 10 V/V		250		MHz
		V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 1 V/V		200		
LSBW	Large-signal bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub> , G = 2 V/V		165		MHz
		V <sub>OUT</sub> = 4 V <sub>PP</sub> , G = 1 V/V		110		
	Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 2 V <sub>PP</sub>		70		MHz
	Peaking at G = 1 V/V	V <sub>OUT</sub> = 200 mV <sub>PP</sub>		0.6		dB
	1	V <sub>OUT</sub> = 1-V step, G = 2 V/V		550		
SR	Slew rate	V <sub>OUT</sub> = 4-V step, G = 1 V/V		750		V/µs
		V <sub>OUT</sub> = 200-mV step, G = 1 V/V, 10%–90%		0.8		
t <sub>R</sub> , t <sub>F</sub>	Rise, fall time	V <sub>OUT</sub> = 200-mV step, G = 2 V/V, 10%–90%		1.3		ns
	Settling time to 0.1%	V <sub>OUT</sub> = 2-V step, G = 1 V/V		7		ns
	Settling time to 0.02%	V <sub>OUT</sub> = 2-V step, G = 2 V/V		16		ns
	Overshoot	V <sub>OUT</sub> = 2-V step		6		%
	Undershoot	V <sub>OUT</sub> = 2-V step		10		%
	Output overdrive recovery time	V <sub>IN</sub> = ±2.5 V, G = 2 V/V		30		ns
HD2	Second-order harmonic distortion			-119		
HD3	Third-order harmonic distortion	$f = 1 \text{ MHz}, V_{OUT} = 2 V_{PP}, R_L = 1 \text{ k}\Omega$		-130		dBc
HD2	Second-order harmonic distortion			-75		
HD3	Third-order harmonic distortion	$f = 10 \text{ MHz}, V_{\text{OUT}} = 2 V_{\text{PP}}, R_{\text{L}} = 100 \Omega$		-85		dBc
e <sub>N</sub>	Input voltage noise	f > 100 kHz		5.3		nV/√Hz
	Voltage noise 1/f corner frequency			2		kHz
	Input current noise	f > 100 kHz		11		fA/√ <del>Hz</del>
DC PER	RFORMANCE					
	1	V <sub>O</sub> = ±0.5 V	75	80		
A <sub>OL</sub>	Open-loop voltage gain	$V_O = \pm 0.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	70			dB
		SOIC		50	±250	
		SOIC, T <sub>A</sub> = -40°C to +85°C			±500	
Vos	Input-referred offset voltage	SOT-23		100	±350	μV
		SOT-23, T <sub>A</sub> = -40°C to +85°C			±600	
	Input offset voltage drift <sup>(1)</sup>	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1	±3.5	μV/°C
				2	±20	
В	Input bias current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±1000	рA
				1	±20	
los	Input offset current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±500	рA




## 6.5 Electrical Characteristics: (続き)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
		CMRR > 77 dB	2.1	2.7		
	Most positive input voltage	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C, CMRR} > 77 \text{ dB}$	2			j ,,
		CMRR > 53 dB	2.6	3.1		V
01415		$T_A = -40$ °C to +85°C, CMRR > 53 dB	2.4			
CMIR		CMRR > 77 dB		-4.3	-3.9	
	NA - A Air in	$T_A = -40$ °C to +85°C, CMRR > 77 dB			-3.7	
	Most negative input voltage	CMRR > 53 dB		-4.4	-4	V
		$T_A = -40$ °C to +85°C, CMRR > 53 dB			-3.8	
OMPD	Output and the state of the sta	V <sub>CM</sub> = ±0.5 V	84	100		dB
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 0.5 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C}$	83			gB
	Input impedance common-mode			12    2.5		GΩ    pF
	Input impedance differential mode			1000    0.2		GΩ    pF
OUTPUT	г					I
		No load	±3.7	±3.9		
	Voltage output swing	SOIC, R <sub>L</sub> = 100 Ω	±3.4	±3.7		.,
	voltage output swiling	SOT-23, R <sub>L</sub> = 100 Ω	±3.35	±3.7		V
		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 100 \Omega$	±3.3			1
		$V_{OUT} = \pm 1 \text{ V}, \Delta V_{OS} < 2 \text{ mV}$	52	70	mA	
	Linear output drive (sourcing and sinking)	$T_A = -40 \text{ to } +85^{\circ}\text{C},$ $V_{OUT} = \pm 1 \text{ V}, \Delta V_{OS} < 3 \text{ mV}$	45			mA
	Short-circuit current			90		mA
Z <sub>O</sub>	Closed loop output Impedance	f = 100 kHz, G = 1 V/V		0.01		Ω
POWER	SUPPLY					
	Out a sent automant		15.3	16	16.7	^
IQ	Quiescent current	$T_A = -40$ °C to +85°C	15.2		16.8	- mA
		SOIC, V <sub>S+</sub> = 4.5 V to 5.5 V	79	100		
PSRR+	Power-supply rejection ratio	SOIC, $V_{S+} = 4.5 \text{ V to } 5.5 \text{ V}$ , $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	76			
PSRR+	(positive)	SOT-23, V <sub>S+</sub> = 4.5 V to 5.5 V	77	100		- dB
		SOT-23, V <sub>S+</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = -40°C to +85°C	74			
		SOIC, $V_{S-} = -4.5 \text{ V to } -5.5 \text{ V}$	79	100		
	Power-supply rejection ratio	SOIC, V <sub>S</sub> _ = -4.5 V to -5.5 V, T <sub>A</sub> = -40°C to +85°C	76			
PSRR-	(negative)	SOT-23, V <sub>S-</sub> = -4.5 V to -5.5 V	77	100		- dB
		SOT-23, V <sub>S</sub> = -4.5 V to -5.5 V, T <sub>A</sub> = -40°C to +85°C	74			

<sup>(1)</sup> Based on electrical characterization of 32 devices. Minimum and maximum values are not specified by final automated test equipment (ATE) nor by QA sample testing. Typical specifications are ±1 sigma.


## 6.6 Typical Characteristics
























## 7 Detailed Description

### 7.1 Overview

The OPA814 is a high-voltage, unity-gain-stable, 250-MHz gain bandwidth product (GBWP), voltage-feedback operational amplifier (op amp) featuring a  $5.3\text{-nV/}\sqrt{\text{Hz}}$ , low-noise JFET input stage. The low offset voltage (250 µV, maximum), offset voltage drift (3.5 µV/°C, maximum), and unity gain bandwidth of 600 MHz makes this device an excellent choice for high input impedance, high-speed data acquisition front-ends. The high-voltage capability combined with the 750-V/µs slew rate enables applications needing wide output swings (9  $V_{PP}$  at  $V_{S}$  = 12 V) for high-frequency signals such as those often found in medical instrumentation, optical front-ends, test, and measurement applications. The low-noise JFET input with picoamperes of bias current makes this device attractive in high-gain TIA applications, and in test and measurement front-ends.

The OPA814 is built using TI's proprietary high-voltage, high-speed, complementary bipolar SiGe process.

## 7.2 Functional Block Diagram

The OPA814 is a conventional voltage-feedback op amp with two high-impedance inputs and a low-impedance output.  $\boxtimes$  7-1 and  $\boxtimes$  7-2 show two standard amplifier configuration examples that are supported for this device. The reference voltage (V<sub>REF</sub>) level shifts the dc operating point for each configuration, which is typically set to mid-supply in single-supply operation. V<sub>REF</sub> is typically set to ground in split-supply applications.

$$V_{SIG}$$
 $V_{SH}$ 
 $V_{REF}$ 
 $V_{IN} \circ V_{SH}$ 
 $V_{SH} \circ V_{OUT}$ 
 $V_{REF} \circ V_{OUT}$ 
 $V_{REF} \circ V_{SIG}$ 

図 7-1. Noninverting Amplifier

$$V_{\text{REF}} = V_{\text{NIN}} = V_{$$

図 7-2. Inverting Amplifier

### 7.3 Feature Description

#### 7.3.1 Input and ESD Protection

The OPA814 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the *Absolute Maximum Ratings*. As ⊠ 7-3 shows, all device pins are protected with internal ESD protection diodes to the power supplies.

The diodes provide moderate protection to input overdrive voltages beyond the supplies as well. The protection diodes can typically support a 10-mA continuous current. Where higher currents are possible (for example, in systems with  $\pm 12$ -V power supplies driving into the OPA814), add current limiting series resistors in series with the two inputs to limit the current. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response. There are no back-to-back ESD diodes between  $V_{IN+}$  and  $V_{IN-}$ . As a result, the differential input voltage between  $V_{IN+}$  and  $V_{IN-}$  is entirely absorbed by the  $V_{GS}$  of the input JFET differential pair and must not exceed the voltage ratings shown in the *Absolute Maximum Ratings*.





図 7-3. Internal ESD Protection

#### 7.3.2 FET-Input Architecture With Wide Gain-Bandwidth Product

 $\boxtimes$  7-4 shows the open-loop gain and phase response of the OPA814. The GBWP of an op amp is measured in the 20-dB/decade constant slope region of the A<sub>OL</sub> magnitude plot. The open-loop gain of 60 dB for the OPA814 is along this 20-dB/decade slope, and the corresponding frequency intercept is at 250 kHz. Converting 60 dB to linear units (1000 V/V) and multiplying the open-loop gain with the 250-kHz frequency intercept gives the GBWP of OPA814 as 250 MHz. As is inferred from the A<sub>OL</sub> Bode plot, the second pole in the A<sub>OL</sub> response occurs after A<sub>OL</sub> magnitude drops to less than 0 dB (1 V/V). This occurrence results in a phase change of less than 180° at 0-dB A<sub>OL</sub>, indicating that the amplifier is stable in a gain of 1 V/V. Amplifiers such as the OPA814 that are JFET input, low noise, and unity-gain stable can be used as high input-impedance buffers and gain stages with minimal degradation in SNR. The OPA814 has 600 MHz of SSBW in gain of 1-V/V configuration with approximately 65° of phase margin.

The low input offset voltage and offset voltage drift of the OPA814 make the device an excellent amplifier for high-precision, high input-impedance, wideband data-acquisition-system front-ends.  $\boxtimes$  8-2 shows that the system benefits from the low-noise JFET input stage with picoamperes of input bias current to achieve higher precision at the 1-M $\Omega$  input impedance setting, and higher SNR at the 50- $\Omega$  input impedance setting simultaneously in a typical data-acquisition front-end circuit.



### 7.4 Device Functional Modes

The OPA814 has a single functional mode and is operational when the power-supply voltage is greater than 6 V. The maximum power supply voltage for the OPA814 is 12.6 V (±6.3 V). The OPA814 can be operated on both single and dual supplies.



## 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

## 8.1.1 Wideband, High-Input Impedance DAQ Front-End

The OPA814 features a unique combination of high GBWP, low-input voltage noise, and the dc precision of a trimmed JFET-input stage to provide a high input impedance for a voltage-feedback amplifier. 

8-2 shows how the very high GBWP of 250 MHz and high large signal bandwidth of 200 MHz are used to either deliver wide signal bandwidths at high gains or to extend the achievable bandwidth or gain in typical high-speed, high-input-impedance data-acquisition front-end applications. To achieve the full performance of the OPA814, careful attention to the printed circuit board (PCB) layout and component selection is required, as discussed in the following sections of this data sheet. The OPA814 also features a wider supply range, thereby enabling a wider common-mode input range to support higher input-signal swings.

 $\boxtimes$  8-1 shows the noninverting gain of a +2-V/V circuit used as the basis for most of the *Typical Characteristics*. Most of the curves are characterized using signal sources with 50- $\Omega$  driving impedance, and with measurement equipment presenting a 50- $\Omega$  load impedance. As  $\boxtimes$  8-1 shows, the 49.9- $\Omega$  shunt resistor at the V<sub>IN</sub> terminal matches the source impedance of the test generator, while the 49.9- $\Omega$  series resistor at the V<sub>O</sub> terminal provides a matching resistor for the measurement equipment load. Generally, data-sheet voltage-swing specifications are at the output pin (V<sub>O</sub> in  $\boxtimes$  8-1); whereas, output power specifications are at the matched 50- $\Omega$  load.  $\boxtimes$  8-1 shows that the total 100- $\Omega$  load at the output combined with the 500- $\Omega$  total feedback network load presents the OPA814 with an effective output load of 83.3  $\Omega$  for the circuit.




図 8-2. High Input Impedance DAQ Front-End

図 8-1. Noninverting G = +2 V/V Configuration and Test Circuit

Voltage-feedback operational amplifiers, unlike current-feedback amplifiers, use a wide range of resistor values to set the gain. As  $\boxtimes$  8-1 shows, the parallel combination of  $R_F \parallel R_G$  must always be kept to a lower value to retain a controlled frequency response for the noninverting voltage amplifier. In the noninverting configuration, the parallel combination of  $R_F \parallel R_G$  form a pole with the parasitic input capacitance at the inverting node of the OPA814 (including layout parasitic capacitance). For best performance, this pole must be at a frequency greater than the closed-loop bandwidth for the OPA814.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2023 Texas Instruments Incorporated

## 8.1.2 Wideband, Transimpedance Design Using the OPA814

The OPA814 design is optimized for wideband, low-noise transimpedance applications with high GBWP, low input voltage, low current noise, and low input capacitance. The high-voltage capability allows greater flexibility of supply voltages along with wider output voltage swings.  $\boxtimes$  8-3 shows an example circuit of a typical photodiode amplifier circuit.  $\boxtimes$  8-3 shows that the photodiode is generally reverse biased in a TIA application, so that the photodiode current in the circuit flows into the op-amp feedback path. This polarity of the current results in an output voltage that reduces from  $V_{REF}$  with increasing photodiode current. In this type of configuration, and depending on the application needs,  $V_{REF}$  can be biased closer to  $V_{S+}$  to achieve the desired output swing. Consider the common-mode input range when  $V_{REF}$  bias is used so that the common-mode input voltage stays within the valid range of the OPA814.

The key design elements that determine the closed-loop bandwidth, f<sub>-3dB</sub>, of the circuit are as follows:

- 1. The op amp GBWP
- 2. The transimpedance gain, R<sub>F</sub>
- 3. The total input capacitance, C<sub>TOT</sub>, that includes photodiode capacitance, input capacitance of the amplifier (common-mode and differential capacitance), and PCB parasitic capacitance




図 8-3. Wideband, Low-Noise, Transimpedance Amplifier

式 1 shows the relationship between the three key design elements for a Butterworth response.

$$f_{-3dB} = \sqrt{\frac{GBWP}{2 \times \pi \times R_F \times C_{TOT}}}$$
 (1)

The feedback resistance ( $R_F$ ) and the total input capacitance ( $C_{TOT}$ ) form a zero in the noise gain, and results in instability if left uncompensated. To counteract the effect of the zero, a pole is inserted in the noise gain by adding the feedback capacitor ( $C_F$ ). The *Transimpedance Considerations for High-Speed Amplifiers* application report discusses theories and equations that show how to compensate a transimpedance amplifier for a particular gain and input capacitance. The bandwidth and compensation equations from the application report are available in a Microsoft Excel<sup>T</sup> calculator. A link to the calculator is provided in *What You Need To Know About Transimpedance Amplifiers – Part 1*. The details of maximizing the dynamic range of TIA front-ends are provided in the *Maximizing the Dynamic Range of Analog TIA Front-End* application note.



### 8.2 Typical Application

#### 8.2.1 High-Input-Impedance, 180-MHz, Digitizer Front-End Amplifier

The OPA814 wide, large-signal bandwidth and high-slew rate along with high-input impedance make this device an excellent choice for data-acquisition systems. The trimmed dc precision of the OPA814 enables the device to be used directly as a front-end amplifier where low offset and offset voltage drift are required.




図 8-4. High-Input-Impedance, 180-MHz, Digitizer Front-End Amplifier

### 8.2.1.1 Design Requirements

表 8-1 lists the design requirements for a high-input-impedance, 180-MHz, digitizer front-end amplifier.

2 o n Booign Roquitonionto					
PARAI	METER	VALUE			
Input impedance		1 MΩ or 50 Ω			
Innut rango	1-MΩ setting	20 V <sub>PP</sub>			
Input range	50-Ω setting	2 V <sub>PP</sub>			
Offset drift		3.5 μV/°C, maximum			
Noise at highest resolution (50	O-Ω Input)	90 μV <sub>RMS</sub>			

表 8-1. Design Requirements

#### 8.2.1.2 Detailed Design Procedure

The following bullets list the considerations for this design example:

- **Input Impedance**: The JFET-input stage of the OPA814 offers gigaohms of input impedance, and therefore enables the front-end to be terminated with a 1-M $\Omega$  resistor while achieving excellent precision. A 50- $\Omega$  resistance can also be switched in, offering matched termination for high-frequency signals. Thus, the OPA814 enables the designer to use both 1-M $\Omega$  and 50- $\Omega$  termination in the same signal chain.
- Noise: The total noise of the front-end amplifier is a function of the voltage and current noise of the OPA814, input termination, and the resistors thermal noise. However, in 50-Ω mode, the dominant noise source is contributed by the voltage noise of the OPA814 due to the presence of voltage noise across the complete bandwidth. Therefore, the total RMS noise of the front-end amplifier is approximately equal to the voltage noise of the OPA814 over 180 MHz.

The specified input-referred voltage noise of the OPA814 is 5.3 nV/√Hz; see also セクション 6.5. The total integrated RMS noise at the input in a bandwidth of 180 MHz is given by the following equation:

$$E_{NRMS} = 5.3 \text{ nV}/\sqrt{Hz} \times \sqrt{(180 \text{ MHz} \times 1.57)} = 90 \,\mu V_{RMS}$$
 (2)


The brickwall correction factor of 1.57 is applied, assuming the bandwidth is limited to 180 MHz with a single-pole RC filter before digitizing the signal with the ADC. Detailed calculations are found at TI Precision Labs – Op Amp Noise: Spectral Density.


資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

Optimizing Overshoot: The OPA814 features an internal slew-boost circuit to deliver fast rise-time in applications that require high slew rates, such as when configured as a transimpedance amplifier. For applications where overshoot must be limited, limit the input slew rates by introducing a series resistance (R<sub>S</sub>); see also ⊠ 8-4. Resistor R<sub>S</sub> forms a low-pass filter with an input capacitance of approximately 2.5 pF at the noninverting pin of the OPA814, thus limiting the input slew rate to the amplifier. 🗵 8-5 shows how limiting the input slew rate to the amplifier results in good overshoot performance. Z 8-6 shows how this configuration achieves a small-signal and large-signal bandwidth of 180 MHz.

### 8.2.1.3 Application Curves





19

Product Folder Links: OPA814



### 8.3 Power Supply Recommendations

The OPA814 is intended to operate on supplies ranging from 6 V to 12.6 V. The OPA814 supports single-supply, split, balanced, and unbalanced bipolar supplies. When operating at supplies less than 8 V, consider the input common-mode range of the amplifier. Under these supply conditions, the common-mode must be biased appropriately for linear operation. Therefore, the limit to lower supply-voltage operation is the usable input voltage range for the JFET-input stage.

#### 8.4 Layout

### 8.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA814 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include the following:

- 1. Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability. On the noninverting input, parasitic capacitance can react with the source impedance to cause unintentional band-limiting. Ground and power metal planes act as one of the plates of a capacitor, while the signal trace metal acts as the other separated by PCB dielectric. To reduce this unwanted capacitance, minimize the routing of the feedback network. A plane cutout around and underneath the inverting input pin on all ground and power planes is recommended. Otherwise, make sure that ground and power planes are unbroken elsewhere on the board.
- 2. **Minimize the distance (less than 0.25 inches) from the power-supply pins to high-frequency decoupling capacitors.** Use high-quality, 100-pF to 0.1-μF, C0G- and NPO-type decoupling capacitors. These capacitors must have voltage ratings at least three times greater than the amplifiers maximum power supplies to provide a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequencies, must be used on the supply pins. These larger capacitors can be placed further from the device and shared among several devices in the same area of the PCB.
- 3. Careful selection and placement of external components preserves the high-frequency performance of the OPA814. Use low-reactance resistors. Small form-factor, surface-mount resistors work best and allow a tighter overall layout. The output pin and inverting input pin are the most sensitive to parasitic capacitance; therefore, always position the feedback and series output resistor, if any, as close as possible to the inverting input and the output pin, respectively.

Place other network components, such as noninverting input termination resistors, close to the package. Even with a low parasitic capacitance at the noninverting input, high external resistor values can create significant time constants that can degrade performance. When the OPA814 is configured as a conventional voltage amplifier, keep the resistor values as low as possible and consistent with the load driving considerations. Decreasing the resistor values keeps the resistor noise terms low and minimizes the effect of the parasitic capacitance. However, lower resistor values increase the dynamic power consumption because  $R_{\text{F}}$  and  $R_{\text{G}}$  become part of the output load network of the amplifier.

Product Folder Links: OPA814

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

#### 8.4.1.1 Thermal Considerations

The OPA814 does not require heat sinks or airflow in most applications. The maximum allowed junction temperature sets the maximum allowed internal power dissipation, as described in the following paragraph. Do not allow the maximum junction temperature to exceed 150°C.

The operating junction temperature ( $T_J$ ) is given by  $T_A + P_D \times R_{\theta JA}$ . The total internal power dissipation ( $P_D$ ) is the sum of quiescent power ( $P_{DQ}$ ), and additional power dissipated in the output stage ( $P_{DL}$ ) to deliver load power. Quiescent power is the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  depends on the required output signal and load, but for a grounded resistive load,  $P_{DL}$  is at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for balanced, bipolar supplies). Under this condition,  $P_{DL} = V_S^2 / (4 \times R_L)$ , where  $R_L$  includes feedback network loading.

Be aware that the power in the output stage, and not into the load, determines internal power dissipation.


As a worst-case example, compute the maximum  $T_J$  using OPA814 in the circuit of  $\boxtimes$  8-1 operating at the maximum specified ambient temperature of +85°C and driving a grounded 100- $\Omega$  load.

$$P_D = 10 \text{ V} \times 16 \text{ mA} + 5^2 / (4 \times (100 \Omega \parallel 500 \Omega)) \approx 235 \text{ mW}$$
 (3)

Maximum 
$$T_J = +85^{\circ}C + (0.235 \text{ W} \times 122.9^{\circ}C/\text{W}) = 113.9^{\circ}C.$$
 (4)

All actual applications operate at a lower internal power and junction temperature.

#### 8.4.2 Layout Example






図 8-7. Layout Recommendation



## 9 Device and Documentation Support

## 9.1 Device Support

## 9.1.1 Development Support

• Texas Instruments, Wide Bandwidth Optical Front-end Reference Design

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Transimpedance Considerations for High-Speed Amplifiers application report
- Texas Instruments, Optical Front-End System Reference Design
- Texas Instruments, Maximizing the Dynamic Range of Analog TIA Front-End technical brief
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 1
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 2
- · Texas Instruments, Training Video: How to Design Transimpedance Amplifier Circuits
- Texas Instruments, Training Video: High-Speed Transimpedance Amplifier Design Flow

## 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.4 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.5 Trademarks

Excel<sup>™</sup> is a trademark of Microsoft Corporation.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.6 静電気放電に関する注意事項



22

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2023 Texas Instruments Incorporated



## **10 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision * (April 2023) to Revision A (November 2023)	Page
•	ドキュメントのステータスを「混在ステータス」から「量産データ」に変更	1
•	DBV パッケージのステータスを「プレビュー」から「アクティブ」に変更	1
•	本体サイズではなくパッケージ サイズを示すよう「パッケージ情報」表を更新	1
•	Added specifications for offset voltage, output swing and PSRR for SOT-23 package in the <i>Electrical Characteristics</i> table.	5

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

23

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
OPA814DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	OP814
OPA814DBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	OP814
OPA814DR	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA814
OPA814DR.B	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA814

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width						
В0	Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA814DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA814DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




## \*All dimensions are nominal

Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA814DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
OPA814DR	SOIC	D	8	3000	353.0	353.0	32.0	



SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月