**OPA690** 

# OPA690 ディセーブル機能搭載、広帯域、電圧帰還オペアンプ

### 1 特長

- ユニティゲイン安定:535MHz (G = 1V/V)
- 大出力電流:215mA
- 高いスルーレート: 1900V/us
- 小さい入力電圧ノイズ:4.6nV/√Hz
- 低歪み (R<sub>I</sub> = 100Ω、V<sub>O</sub> = 2V<sub>PP</sub>):
  - 5MHz での HD2、HD3:-85dBc、-75dBc
- 出力電圧スイング:±3.9 V
- 低い消費電流:6.1mA
- 小さい無効化時電流:100µA
- 電源電圧範囲:5V~12V

## 2 アプリケーション

- 高速画像処理チャネル
- ADC バッファ
- 携帯型計測機器
- トランスインピーダンスアンプ
- アクティブ フィルタ
- ビデオラインドライバ
- xDSL ラインドライバ / レシーバ

#### 3 概要


OPA690 デバイスは、ユニティ ゲイン安定、電圧帰還オ ペアンプの大きな進歩を示すものです。新しい入力アーキ テクチャにより、従来は広帯域の電流帰還オペアンプにし か見られなかったスルーレートとフルパワー帯域幅が得ら れます。新しい出力段アーキテクチャにより、最小限のへ ッドルーム要件で 215mA の電流を供給できます。これら の能力を組み合わせることで、100Ω 負荷に対して 1900V/us という非常に優れたスルーレートを実現できま す。13ns の非常に高速なセトリング タイムにより、 OPA690 は、高速 ADC ドライバ、高速画像処理システ ム、電流 DAC トランスインピーダンス アンプなどの高速サ ンプリングシステムに最適です。

静止電流が 6.1mA と小さいので、携帯型またはバッテリ 駆動のアプリケーションに最適です。オプションのディセー ブル制御ピン (DIS) を使用すると、システム消費電力をさ らに低減できます。 DIS をオープンのままにするか、また は DIS を High に保持すると、OPA690 は通常動作しま す。 DIS を Low にすると、出力が高インピーダンス状態に 移行するとともに、OPA690 の電源電流は 100µA 未満に まで低下します。

#### パッケージ情報

部品番号(1)	パッケージ <sup>(2)</sup>	パッケージ サイズ <sup>(3)</sup>
OPA690	D (SOIC, 8)	4.9mm × 6mm
	DBV (SOT-23, 6)	3mm × 3mm

- (1) セクション 4 を参照してください。
- (2) 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ (3)ンも含まれます。



単一電源、4V/V ゲイン、高周波数アクティブ フィルタ



### **Table of Contents**


<b>1</b> 特長 1	7.1 Overview	27
<b>2</b> アプリケーション1	7.2 Functional Block Diagram	
3 概要1	7.3 Feature Description	<mark>2</mark> 7
4 Device Comparison Table 2	7.4 Device Functional Modes	29
5 Pin Configuration and Functions3	8 Application and Implementation	
S Specifications4	8.1 Application Information	30
6.1 Absolute Maximum Ratings4	8.2 Typical Applications	38
6.2 ESD Ratings	8.3 Power Supply Recommendations	41
6.3 Recommended Operating Conditions4	8.4 Layout	<mark>4</mark> 1
6.4 Thermal Information4	9 Device and Documentation Support	43
6.5 Electrical Characteristics OPA690IDBV, V <sub>S</sub> = ±5 V5	9.1 Device Support	43
6.6 Electrical Characteristics OPA690IDBV, V <sub>S</sub> = 5 V 7	9.2ドキュメントの更新通知を受け取る方法	43
6.7 Electrical Characteristics OPA690ID, V <sub>S</sub> = ±5 V9	9.3 サポート・リソース	43
6.8 Electrical Characteristics OPA690ID, V <sub>S</sub> = 5 V 11	9.4 Trademarks	43
6.9 Typical Characteristics: OPA690IDBV, $V_S = \pm 5V13$	9.5 静電気放電に関する注意事項	43
6.10 Typical Characteristics: OPA690IDBV, V <sub>S</sub> = 5V18	9.6 用語集	
6.11 Typical Characteristics: OPA690ID, V <sub>S</sub> = ±5V20	10 Revision History	
6.12 Typical Characteristics: OPA690ID, V <sub>S</sub> = 5V 25	11 Mechanical, Packaging, and Orderable	
7 Detailed Description27	Information	47
•		

## **4 Device Comparison Table**

DEVICE	V <sub>S</sub> (V)	GBW (MHz)	SLEW RATE (V/μs)	VOLTAGE NOISE (nV/√Hz)	ARCHITECTURE
OPA814	±6.3	250	750	5.3	FET-input, voltage-feedback
OPA817	±6.3	400	1000	4.5	FET-input, voltage-feedback
OPA818	±6.5	2700	1400	2.2	FET-input, voltage-feedback
OPA690	±6	300	1900	4.6	Bipolar-input, voltage-feedback
OPA695	±6	N/A	4300	1.8	Bipolar-input, current-feedback


English Data Sheet: SBOS223

# **5 Pin Configuration and Functions**



NOTE: NC = not connected.

☑ 5-1. D Package, 8-Pin SOIC (Top View)



Pin Orientation/Package Marking

図 5-2. DBV Package, 6-Pin SOT-23 (Top View)

表 5-1. Pin Functions

PIN						
	NO.		TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	D (SOIC)	DBV (SOT-23)				
DIS	8	5	I	Disable the op amp (low = disable, high = enable)		
IN-	2	4	I	Inverting input		
IN+	3	3	I	Noninverting input		
NC	1, 5	_	_	No connection		
Output	6	1	0	Output of amplifier		
-V <sub>S</sub>	4	2	Р	Negative power supply		
+V <sub>S</sub>	7	6	Р	Positive power supply		

<sup>(1)</sup> I = input, O = output, P = power.



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply		±6.5	$V_{DC}$
Internal power dissipation	See Thermal Analysis		
Differential input voltage		±1.2	V
Supply turn-on and turn-off rates <sup>(2)</sup>		±0.4	V/µs
Continuous input current <sup>(3)</sup>		±10	mA
Input voltage		±V <sub>S</sub>	V
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	125	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Staying less than this specification keeps the edge-triggered ESD absorption devices across the supply pins off.
- (3) Continuous input current limit for the ESD diodes to supply pins.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Liectrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	'

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Total supply voltage	5	10	12	V
T <sub>A</sub>	Operating temperature	-40		85	°C

#### 6.4 Thermal Information

		OP	OPA690		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT-23)	UNIT	
		8 PINS	6 PINS		
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	125	171.6	°C/W	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	70	110.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	65.3	85.1	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	25.6	53.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	64.8	84.9	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



## 6.5 Electrical Characteristics OPA690IDBV, $V_S = \pm 5 \text{ V}$

at  $T_A \cong 25^{\circ}C$ ,  $R_F = 402 \Omega$ ,  $R_L = 100 \Omega$ , G = 2 V/V, and input and output referenced to midsupply (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
AC PER	RFORMANCE (SEE 🗵 7-1)						
		G = 1 V/V, V <sub>O</sub> = 0.5 V <sub>F</sub>	<sub>PP</sub> , R <sub>F</sub> = 25 Ω		535		
SSBW	Small-signal bandwidth	G = 2 V/V, V <sub>O</sub> = 0.5 V <sub>F</sub>	PP		220		MHz
		G = 10 V/V, V <sub>O</sub> = 0.5 V	/ <sub>PP</sub>		30		
GBP	Gain bandwidth product	G ≥ 10 V/V			300		MHz
	Bandwidth for 0.1-dB gain flatness	V <sub>O</sub> = 0.5 V <sub>PP</sub>		25		MHz	
	Peaking at a gain of 1 V/V	V <sub>O</sub> = 0.5 V <sub>PP</sub>			1		dB
	Large-signal bandwidth	$V_O = 2 V_{PP}$			225		MHz
	Slew rate	4-V step			1900		V/µs
	Disc and fall time	V <sub>O</sub> = 0.5-V step			1.4		
	Rise-and-fall time	V <sub>O</sub> = 4-V step			2.3		ns
	Cottling times	0.02%, V <sub>O</sub> = 2-V step			13		
	Settling time	0.1%, V <sub>O</sub> = 2-V step			8		ns
		2nd-harmonic,	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-85		
	Hammania diatantian	f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		-85		4D -
	Harmonic distortion	3rd-harmonic,	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-75		dBc
		f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		-90		
	Input voltage noise	f > 1 MHz			4.6		nV/√Hz
	Input current noise	f > 1 MHz			1.7		pA/√Hz
DC PER	RFORMANCE	1	<u>'</u>		,	1	
^		V 0 V D 400 O		58	78		4D
A <sub>OL</sub>	Open-loop voltage gain	$V_{O} = 0 \text{ V}, R_{L} = 100 \Omega$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	54		78	dB
.,	Input offset voltage	V = 0.V			±0.3	±4	m) /
Vos	Input offset voltage	V <sub>CM</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±4.7	mV
	Average offset voltage drift	$V_{CM} = 0 \text{ V}, T_A = -40^{\circ}\text{C}$	to +85°C			±10	μV/°C
	Input bigg ourrent	V = 0.V			±1	±10	
	Input bias current	V <sub>CM</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±12	μA
	Average bias current drift	$V_{CM} = 0 \text{ V, } T_A = -40^{\circ}\text{C}$	to +85°C			±40	nA/°C
	Input offoot oursest	V = 0.V			±0.05	±1	
	Input offset current	V <sub>CM</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±1.6	μA
	Average offset current drift	$V_{CM} = 0 \text{ V}, T_A = -40^{\circ}\text{C}$	to +85°C			±9	nA/°C
INPUT	-1	1	-			l	
CMID	Common mode from the (4)			±3.4	±3.85		
CMIR	Common-mode input voltage <sup>(1)</sup>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		±3.2			V
CMDD	Common mode astrofless at	V - 14 V		60	80		70
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 1 V$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	56			dB
	<u> </u>	Differential mode, V <sub>CM</sub>	= 0 V		6    0.1		
	Input impedance	Common-mode, V <sub>CM</sub> =	= 0 V		38    1		MΩ    pF

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



## 6.5 Electrical Characteristics OPA690IDBV, $V_S$ = $\pm 5$ V (続き)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
OUTPU	T						
		Natard		±3.7	±3.9		
	Note and automate and an	No load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	±3.6			
	Voltage output swing	D 400.0		±3.7	±3.85		V
		R <sub>L</sub> = 100 Ω	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	±3.3			
				160	215		
		Sourcing, V <sub>O</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	100			
	Current output	0: 1: 1/ 01/		-160	-215		mA
		Sinking, V <sub>O</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-100			
	Short-circuit current limit	V <sub>O</sub> = 0 V			240		mA
	Closed-loop output impedance	G = 2, f = 100 kHz			0.01		Ω
DISABL	LE (DISABLED LOW)						
					100	200	
	Power-down supply current	V <sub>DIS</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			260	μA
	Disable time	V <sub>IN</sub> = 1 V <sub>DC</sub>			600		ns
	Enable time	V <sub>IN</sub> = 1 V <sub>DC</sub>			40		ns
	Off isolation	R <sub>L</sub> = 150 Ω, V <sub>IN</sub> = 0 \	/		73		dB
	Output capacitance in disable	G = 2, R <sub>L</sub> = 150 Ω, V	<sub>IN</sub> = 0 V		8		pF
					3.3	3.5	
	Enable voltage	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	;			3.7	V
				1.7	2.3		
	Disable voltage	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1.5	· · · · · · · · · · · · · · · · · · ·		V
					60	130	
	Control-pin input bias current	ol-pin input bias current $V_{\overline{DIS}} = 0 \text{ V}$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			160	μΑ	
POWER	R SUPPLY						
				5.2	6.1	7	
	Quiescent current	T <sub>A</sub> = -40°C to +85°C		4.3		7	mA
				68	86		
PSRR	Power-supply rejection ratio	Input-referred	T <sub>A</sub> = -40°C to +85°C	64			dB
			,				

<sup>(1)</sup> Tested < 3 dB below minimum specified CMRR at ±CMIR limits.



## 6.6 Electrical Characteristics OPA690IDBV, $V_S = 5 V$

at  $T_A \cong 25^{\circ}C$ ,  $R_F = 402 \Omega$ ,  $R_L = 100 \Omega$ , G = 2 V/V, and input and output referenced to midsupply (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
AC PEF	RFORMANCE (SEE 🗵 7-2)						
		G = 1 V/V, V <sub>O</sub> = 0.5 V	$_{PP}$ , $R_{F}$ = 25 $\Omega$		460		
	Small-signal bandwidth	G = 2 V/V, V <sub>O</sub> = 0.5 V	PP		190		MHz
		G = 10 V/V, V <sub>O</sub> = 0.5			30		
	Gain bandwidth product	G ≥ 10			300		MHz
	Bandwidth for 0.1-dB gain flatness	V <sub>O</sub> = 0.5 V <sub>PP</sub>			20		MHz
	Peaking at a gain of 1 V/V	V <sub>O</sub> = 0.5 V <sub>PP</sub>			1.3		dB
	Large-signal bandwidth	V <sub>O</sub> = 2 V <sub>PP</sub>			220		MHz
	Slew rate	2-V step			850		V/µs
	D. 16 H.H.	V <sub>O</sub> = 0.5-V step			1.6		
	Rise-and-fall time	V <sub>O</sub> = 2-V step			2		ns
		0.02%, G = 2, V <sub>O</sub> = 2-	-V step		19		
	Settling time	0.1%, G = 2, V <sub>O</sub> = 2-V			16		ns
		2nd-harmonic,	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-74		
		f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		-75		
	Harmonic distortion	3rd-harmonic,	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-75		dBc
		f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		<b>–77</b>		
	Input voltage noise	f > 1 MHz			4.6		nV/√ <del>Hz</del>
	Input current noise	f > 1 MHz			1.6		pA/√ <del>Hz</del>
DC PEF	RFORMANCE				· · · · · · · · · · · · · · · · · · ·		
		V <sub>O</sub> = 2.5 V,		56	77		
A <sub>OL</sub>	Open-loop voltage gain	$R_L = 100 \Omega \text{ to } V_S/2$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	52			dB
					±0.3	±4	
	Input offset voltage	V <sub>CM</sub> = 2.5 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±4.7	mV
	Average offset voltage drift	V <sub>CM</sub> = 2.5 V, T <sub>A</sub> = -40	°C to +85°C			±10	μV/°C
							-
					±1	±10	
	Input bias current	V <sub>CM</sub> = 2.5 V	T <sub>A</sub> = -40°C to +85°C		±1	±10	μΑ
	Input bias current  Average bias current drift	$V_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}, T_{A} = -40$	1.1		±1		μA nA/°C
	Average bias current drift	$V_{CM} = 2.5 \text{ V}, T_A = -40$	1.1		±1 ±0.05	±12	nA/°C
	·		1.1			±12 ±40	
	Average bias current drift	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C			±12 ±40 ±1	nA/°C
INPUT	Average bias current drift  Input offset current	$V_{CM} = 2.5 \text{ V}, T_A = -40$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C			±12 ±40 ±1 ±1.6	nA/°C μA
INPUT	Average bias current drift  Input offset current  Average offset current drift	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C	3.4		±12 ±40 ±1 ±1.6	nA/°C μA nA/°C
NPUT	Average bias current drift  Input offset current	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C	3.4	±0.05	±12 ±40 ±1 ±1.6	nA/°C μA
NPUT	Average bias current drift  Input offset current  Average offset current drift  Most-positive input voltage(1)	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C		±0.05	±12 ±40 ±1 ±1.6	nA/°C μA nA/°C
INPUT	Average bias current drift  Input offset current  Average offset current drift	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 $ $V_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}, T_{A} = -40 $ $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C	3.2	±0.05	±12 ±40 ±1 ±1.6	nA/°C μA nA/°C
	Average bias current drift  Input offset current  Average offset current drift  Most-positive input voltage(1)  Least-positive input voltage(1)	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = -40 \text{ C}_{CM} = $	°C to +85°C  T <sub>A</sub> = -40°C to +85°C	3.2 1.6	±0.05	±12 ±40 ±1 ±1.6	nA/°C μA nA/°C V
	Average bias current drift  Input offset current  Average offset current drift  Most-positive input voltage(1)	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 $ $V_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}, T_{A} = -40 $ $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	°C to +85°C  T <sub>A</sub> = -40°C to +85°C  °C to +85°C	3.2 1.6 1.8	±0.05 3.85	±12 ±40 ±1 ±1.6	nA/°C μA nA/°C
INPUT	Average bias current drift  Input offset current  Average offset current drift  Most-positive input voltage(1)  Least-positive input voltage(1)	$V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}$ $V_{CM} = 2.5 \text{ V}, T_{A} = -40 \text{ V}_{CM} = -40 \text{ C}_{CM} = $	°C to +85°C  T <sub>A</sub> = -40°C to +85°C  °C to +85°C  T <sub>A</sub> = -40°C to +85°C	3.2 1.6 1.8 58	±0.05 3.85	±12 ±40 ±1 ±1.6	nA/°C μA nA/°C V

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1

Product Folder Links: OPA690



## 6.6 Electrical Characteristics OPA690IDBV, $V_S = 5 \text{ V}$ (続き)

at  $T_A \cong 25^{\circ}C$ ,  $R_F = 402 \Omega$ ,  $R_L = 100 \Omega$ , G = 2 V/V, and input and output referenced to midsupply (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
OUTPU	Ţ					-	
				3.7	3.9		
		No load	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	3.5			.,
	Most-positive output voltage	_		3.7	3.85		V
		$R_L = 100 \Omega \text{ to } 2.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	3.4			
					1.1	1.3	
		No load	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1.5	.,
	Least-positive output voltage	D 400 0 1 0 5 1 1			1.15	1.3	V
		$R_L = 100 \Omega \text{ to } 2.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1.7	
					190	120	
		Sourcing	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			80	_
	Current output			-120	-190	m	mA
		Sinking	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-80			
	Short-circuit current				±250		mA
	Closed-loop output impedance	G = 2, f =100 kHz			0.01		Ω
DISABL	E (DISABLED LOW)						
					75	200	
	Power-down supply current	V <sub>DIS</sub> = 0 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			260	μΑ
	Off isolation	G = 2, 5 MHz			72		dB
	Output capacitance in disable				8		pF
					3.3	3.5	
	Enable voltage		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			3.7	V
				1.7	2.4		
	Disable voltage		T <sub>A</sub> = -40°C to +85°C	1.5			V
					60	130	
∕ <sub>DIS</sub>	Control-pin input bias current	V <sub>DIS</sub> = 0 V	T <sub>A</sub> = -40°C to +85°C			160	μΑ
OWER	SUPPLY		1				
		V .5.V		4.48	6.1	6.8	
	Quiescent current	V <sub>S</sub> = +5 V	T <sub>A</sub> = -40°C to +85°C	3.86		6.9	mA
+PSRR	Power-supply rejection ratio	Input-referred			85		dB

<sup>(1)</sup> Tested for CMRR = 69 dB at ±CMIR limits.

Copyright © 2024 Texas Instruments Incorporated

8

Product Folder Links: OPA690



## 6.7 Electrical Characteristics OPA690ID, $V_S = \pm 5 V$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
AC PER	RFORMANCE (SEE 🗵 7-1)		'					
		G = 1 V/V, V <sub>O</sub> = 0.5 V <sub>F</sub>		500				
SSBW	Small-signal bandwidth	G = 2 V/V, V <sub>O</sub> = 0.5 V <sub>P</sub>	PP P		220		MHz	
		G = 10 V/V, V <sub>O</sub> = 0.5 V	/ <sub>PP</sub>		30			
GBP	Gain bandwidth product	G ≥ 10 V/V		300		MHz		
	Bandwidth for 0.1-dB gain flatness	V <sub>O</sub> < 0.5 V <sub>PP</sub>		30		MHz		
	Peaking at a gain of 1 V/V	V <sub>O</sub> < 0.5 V <sub>PP</sub>		4		dB		
	Large-signal bandwidth	$V_O = 5 V_{PP}$		200		MHz		
	Slew rate	4-V step		1800		V/µs		
	Dies and fall time	V <sub>O</sub> = 0.5-V step			1.4			
	Rise-and-fall time	V <sub>O</sub> = 5-V step			2.8		ns	
		0.02%, V <sub>O</sub> = 2-V step			12			
	Settling time	0.1%, V <sub>O</sub> = 2-V step			8		ns	
	Harmonic distortion	2nd-harmonic, f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-68		ID.	
			$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		-77			
		3rd-harmonic, f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-70		dBc	
			$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		-81			
	Input voltage noise	f > 1 MHz			5.5		nV/√Hz	
	Input current noise	f > 1 MHz			3.1		pA/√Hz	
DC PER	RFORMANCE		1					
^	Open-loop voltage gain	$V_{\rm O} = 0 \text{ V, R}_{\rm L} = 100 \Omega$		58	69		٩D	
$A_{OL}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	54			dB	
\/	Input offset voltage	V <sub>CM</sub> = 0 V			±1	±4	m)/	
Vos			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		,	±4.7	mV	
	Average offset voltage drift	$V_{CM} = 0 \text{ V}, T_A = -40^{\circ}\text{C}$			±10	μV/°C		
	Input bias current	V <sub>CM</sub> = 0 V			±3	±10		
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±12	μA	
	Average bias current drift	V <sub>CM</sub> = 0 V, T <sub>A</sub> = -40°C to +85°C				±40	nA/°C	
	Input offset current	V <sub>CM</sub> = 0 V			±0.1	±1		
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		,	±1.6	μA	
	Average offset current drift	$V_{CM} = 0 \text{ V}, T_A = -40^{\circ}\text{C}$	to +85°C			±9	nA/°C	
INPUT	1	1						
CMIR	Common-mode input voltage <sup>(1)</sup>			±3.4	±3.5		.,	
		$T_A = -40$ °C to +85°C		±3.2			V	
01.15-	Common-mode rejection ratio	.4.		60	65		.15	
CMRR		V <sub>CM</sub> = ±1 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	56			dB	
	Input impedance	Differential mode, V <sub>CM</sub>	= 0 V		190    0.6		kΩ    pF	
		Common-mode, V <sub>CM</sub> = 0 V			3.2    0.9		MΩ    pF	



## 6.7 Electrical Characteristics OPA690ID, $V_S = \pm 5 \text{ V}$ (続き)

	PARAMETER	ER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
OUTPU	Т							
		No load		±3.8	±4			
	Valta ara arritarrit arriba a	No load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	±3.6			.,	
	Voltage output swing	D - 400 C		±3.7	±3.9		V	
		$R_L = 100 \Omega$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	±3.3				
				160	190			
	0	Sourcing, V <sub>O</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	100	,			
	Current output	0: 1: 1/ 01/		-160	-190		mA	
		Sinking, V <sub>O</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-100				
	Short-circuit current limit	V <sub>O</sub> = 0 V			±250		mA	
	Closed-loop output impedance	G = 2, f = 100 kHz			0.04		Ω	
SABL	E (DISABLED LOW)	II.				I		
		.,			-100	-200		
	Power-down supply current	$V_{\overline{DIS}} = 0 V$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			-260	μA	
	Disable time	$V_{IN} = 1 V_{DC}$			200		ns	
	Enable time	V <sub>IN</sub> = 1 V <sub>DC</sub>		25		ns		
	Off isolation	R <sub>L</sub> = 150 Ω, V <sub>IN</sub> = 0 V		70		dB		
	Output capacitance in disable	G = 2, R <sub>L</sub> = 150 Ω, V <sub>II</sub>		4		pF		
	Turn-on glitch			±50		mV		
	Turn-off glitch				±20		mV	
				3.5	3.3			
	Enable voltage	T <sub>A</sub> = -40°C to +85°C		3.7			V	
	D: 11 #				1.8	1.7	V	
	Disable voltage	T <sub>A</sub> = -40°C to +85°C				1.5		
	0	.,			75	130	⊢ uA	
	Control-pin input bias current	$V_{\overline{DIS}} = 0 V$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			160		
OWER	RSUPPLY			1				
	0			5.3	5.5	5.8		
	Quiescent current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		4.3		6.6	mA	
				68	75			
PSRR Po	Power-supply rejection ratio	Input-referred	T <sub>A</sub> = -40°C to +85°C	64			dB	

<sup>(1)</sup> Tested < 3 dB below minimum specified CMRR at ±CMIR limits.



## 6.8 Electrical Characteristics OPA690ID, $V_S = 5 V$

at  $T_A \cong 25^{\circ}C$ ,  $R_F = 402 \Omega$ ,  $R_L = 100 \Omega$ , G = 2 V/V, and input and output referenced to midsupply (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT		
AC PER	RFORMANCE (SEE 🗵 7-2)								
		G = 1 V/V, V <sub>O</sub> = 0.5 V		400					
	Small-signal bandwidth	G = 2 V/V, V <sub>O</sub> = 0.5 V	PP		190		MHz		
		G = 10 V/V, V <sub>O</sub> = 0.5 V	V <sub>PP</sub>		25		1		
	Gain bandwidth product	G ≥ 10		250		MHz			
	Bandwidth for 0.1-dB gain flatness	V <sub>O</sub> < 0.5 V <sub>PP</sub>		20		MHz			
	Peaking at a gain of 1 V/V	V <sub>O</sub> < 0.5 V <sub>PP</sub>		5		dB			
	Large-signal bandwidth	V <sub>O</sub> = 2 V <sub>PP</sub>		220		MHz			
	Slew rate	2-V step		1000		V/µs			
	D: 16.88	V <sub>O</sub> = 0.5-V step			1.6				
	Rise-and-fall time	V <sub>O</sub> = 2-V step			2		ns		
		0.02%, G = 2, V <sub>O</sub> = 2-	·V step		12				
	Settling time	0.1%, G = 2, V <sub>O</sub> = 2-V	/ step		8		ns		
		2nd-harmonic,	$V_{O} = 2 V_{PP}, R_{L} = 100 \Omega$		-65	-60			
		f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		-75	-70			
	Harmonic distortion	3rd-harmonic,	$V_{O} = 2 V_{PP}, R_{I} = 100 \Omega$		-68	-64	dBc		
		f = 5 MHz	$V_{O} = 2 V_{PP}, R_{L} = 500 \Omega$		<b>–77</b>	-73			
	Input voltage noise	f > 1 MHz	71112		5.6		nV/√ <del>Hz</del>		
	Input current noise	f > 1 MHz			3.2		pA/√ Hz		
DC PER	RFORMANCE				-		<u> </u>		
	Open-loop voltage gain	$V_{O} = 2.5 \text{ V},$ $R_{L} = 100 \Omega \text{ to } V_{S}/2$		56	63				
A <sub>OL</sub>			T <sub>A</sub> = -40°C to +85°C	52			dB		
	Input offset voltage	V <sub>CM</sub> = 2.5 V	The state of the s		±1	±4			
			T <sub>A</sub> = -40°C to +85°C			±4.7	mV		
	Average offset voltage drift	V <sub>CM</sub> = 2.5 V, T <sub>A</sub> = -40			±10	μV/°C			
	Input bias current	V <sub>CM</sub> = 2.5 V	1 0 10 0		±3	±10	μν, σ		
			T <sub>A</sub> = -40°C to +85°C			±12	μA		
	Average bias current drift	$V_{CM} = 2.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$				±40	nA/°C		
	7. Volago biao carretti ariti		1 0 10 0		±0.3	±1	1,,,,,		
	Input offset current	V <sub>CM</sub> = 2.5 V	T <sub>A</sub> = -40°C to +85°C		10.0	±1.6	μA		
	Average offset current drift	V <sub>CM</sub> = 2.5 V, T <sub>A</sub> = -40°C to +85°C				±9	nA/°C		
INPUT	Average offset current unit	VCM - 2.5 V, 1A40	0 10 100 0				IIA/ C		
INF O I				3.4	3.5				
	Most-positive input voltage <sup>(1)</sup>	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		3.4			V		
		T <sub>A</sub> = -40°C to +85°C			1 E				
	Least-positive input voltage <sup>(1)</sup>			1.6	1.5		V		
		1A = -40 C to +85 C		1.8					
CMRR	Common-mode rejection ratio	V <sub>CM</sub> = 2.5 V ±0.5 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	58	63		dB		
		Differential	· · ·	54	00 11 4 4		10 11		
	Input impedance	Differential mode, V <sub>CN</sub>		92    1.4		kΩ    pF			
		Common-mode, V <sub>CM</sub>		2.2    1.5		MΩ    pF			

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11

Product Folder Links: OPA690



## 6.8 Electrical Characteristics OPA690ID, $V_S = 5 \text{ V}$ (続き)

at  $T_A \cong 25^{\circ}C$ ,  $R_F = 402 \Omega$ ,  $R_L = 100 \Omega$ , G = 2 V/V, and input and output referenced to midsupply (unless otherwise noted)

$\frac{\text{at } \Gamma_A = 25 \text{ C, } R_F - 402 \Omega, R_L - 100 \Omega,}{\text{PARAMETER}}$		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUTPUT	ſ						
				3.8	4		
		No load	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	3.5			.,
	Most-positive output voltage			3.7	3.9		V
		$R_L = 100 \Omega \text{ to } 2.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	3.4			
				1.2	1		
	1	No load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.5			.,
	Least-positive output voltage	D 400 0 to 0 5 V			1.1	1.3	V
		$R_L = 100 \Omega \text{ to } 2.5 \text{ V}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			1.7	
					160	120	
		Sourcing	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			80	
	Current output	Sinking		-120	-160		mA
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-80			
	Short-circuit current				±250		mA
	Closed-loop output impedance	G = 2, f =100 kHz			0.04		Ω
DISABL	E (DISABLED LOW)						
	Davisa davim avianti avianant	V - 0 V			-100		
	Power-down supply current	V <sub>DIS</sub> = 0 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			-260	μA
	Off isolation	G = 2, 5 MHz			65		dB
	Output capacitance in disable				4		pF
	Turn-on glitch	$G = 2$ , $R_L = 150 \Omega$ , $V_{IN} = V_S/2$			±50		mV
	Turn-off glitch	G = 2, R <sub>L</sub> = 150 Ω, V <sub>IN</sub> = V <sub>S</sub> /2			±20		mV
	Enable veltare			3.5	3.3		V
	Enable voltage	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		3.7			V
	Disable walks as				1.8	1.7	V
	Disable voltage	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			,	1.5	V
V <sub>DIS</sub>	Control-pin input bias current	V <sub>DIS</sub> = 0 V			75	130	
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			160	μA
POWER	SUPPLY	1	1	1		I	
	Outros and summent	V		4.48	4.9	5.44	^
	Quiescent current	V <sub>S</sub> = +5 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	3.86		6.02	mA
+PSRR	Power-supply rejection ratio	Input-referred			72		dB


<sup>(1)</sup> Tested for CMRR = 69 dB at ±CMIR limits.

Copyright © 2024 Texas Instruments Incorporated

12


Product Folder Links: OPA690

## 6.9 Typical Characteristics: OPA690IDBV, $V_S = \pm 5V$






### 6.9 Typical Characteristics: OPA690IDBV, $V_S = \pm 5V$ (continued)




## 6.9 Typical Characteristics: OPA690IDBV, V<sub>S</sub> = ±5V (continued)






### 6.9 Typical Characteristics: OPA690IDBV, $V_S = \pm 5V$ (continued)




## 6.9 Typical Characteristics: OPA690IDBV, $V_S = \pm 5V$ (continued)






### 6.10 Typical Characteristics: OPA690IDBV, $V_S = 5V$




## 6.10 Typical Characteristics: OPA690IDBV, $V_S = 5V$ (continued)






### 6.11 Typical Characteristics: OPA690ID, $V_S = \pm 5V$




## 6.11 Typical Characteristics: OPA690ID, V<sub>S</sub> = ±5V (continued)






### 6.11 Typical Characteristics: OPA690ID, V<sub>S</sub> = ±5V (continued)



### 6.11 Typical Characteristics: OPA690ID, $V_S = \pm 5V$ (continued)

at  $T_A$  = 25°C, G = 2,  $R_F$  = 402 $\Omega$ , and  $R_L$  = 100 $\Omega$  (unless otherwise noted); see  $\boxtimes$  7-1 for ac performance only







図 6-55. Output Voltage and Current Limitations






図 6-56. Typical DC Drift Over Temperature




図 6-57. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency




図 6-58. Supply and Output Currents vs Temperature





図 6-59. Closed-Loop Output Impedance vs Frequency

図 6-60. Open-Loop Gain and Phase


23



## 6.11 Typical Characteristics: OPA690ID, $V_S = \pm 5V$ (continued)




## 6.12 Typical Characteristics: OPA690ID, $V_S = 5V$





## 6.12 Typical Characteristics: OPA690ID, V<sub>S</sub> = 5V (continued)




### 7 Detailed Description

#### 7.1 Overview

The OPA690 provides an exceptional combination of high output power capability with a wideband, unity-gain stable voltage-feedback op amp using a new high slew-rate input stage. The input stage provides a very high slew rate (1900 V/ $\mu$ s) while consuming relatively low quiescent current (6.1 mA). This exceptional full-power performance comes at the price of a slightly higher input noise voltage than alternative architectures. The 4.6-nV/ $\nu$ Hz input voltage noise for the OPA690 is exceptionally low for this type of input stage.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Wideband Voltage-Feedback Operation

Typical differential input stages used for voltage-feedback op amps are designed to steer a fixed-bias current to the compensation capacitor, setting a limit to the achievable slew rate. The OPA690 uses a new input stage that places the transconductance element between two input buffers, using the output currents as the forward signal.

 $\triangledown$  7-1 shows the dc-coupled, gain of 2 V/V, dual power-supply circuit configuration used as the basis of the  $\triangledown$  6.11. For test purposes, the input impedance is set to 50  $\Omega$  with a resistor to ground and the output impedance is set to 50  $\Omega$  with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins, while output powers (dBm) are at the matched 50- $\Omega$  load. For the circuit of  $\triangledown$  7-1, the total effective load is 100  $\Omega$  || 804  $\Omega$ . The disable control line is typically left open to maintain normal amplifier operation. An additional resistor (175  $\Omega$ ) is included in series with the noninverting input. Combined with the 25- $\Omega$  DC source resistance looking back towards the signal generator, this gives an input bias current canceling resistance that matches the 200- $\Omega$  source resistance seen at the inverting input (see  $\triangledown$  8.1.8). In addition to the usual power-supply decoupling capacitors to ground, a 0.1-μF capacitor is included between the two power-supply pins. In practical printed-circuit board (PCB) layouts, this optional-added capacitor typically improves the 2nd-harmonic distortion performance.

 $\boxtimes$  7-2 shows the AC-coupled, gain of 2, single-supply circuit configuration which is the basis of the 5 V and  $\trianglerighteq \nearrow \bigcirc$  6.12. Although not a rail-to-rail design, the OPA690 requires minimal input and output voltage headroom compared to other very wideband voltage-feedback op amps. The device delivers a 3-V<sub>PP</sub> output swing on a single 5-V supply with > 120-MHz bandwidth. The key requirement of broadband single-supply operation is to maintain input and output signal swings within the useable voltage ranges at both the input and the output. The circuit of  $\boxtimes$  7-2 establishes an input midpoint bias using a simple resistive divider from the 5-V supply (two 698-

 $\Omega$  resistors). The input signal is then ac-coupled into the midpoint voltage bias. The input voltage can swing to within 1.5 V of either supply pin, giving a 2-V<sub>PP</sub> input signal range centered between the supply pins. The input impedance matching resistor (59  $\Omega$ ) used for testing is adjusted to give a 50- $\Omega$  input load when the parallel combination of the biasing divider network is included.




図 7-1. DC-Coupled, G = 2 V/V, Bipolar-Supply Specification and Test Circuit




図 7-2. AC-Coupled, G = 2 V/V, Single-Supply Specification and Test Circuit

Again, an additional resistor (50  $\Omega$  in this case) is included directly in series with the noninverting input. This minimum recommended value provides part of the dc source resistance matching for the noninverting input bias current. The additional resistor is also used to form a simple parasitic pole to roll off the frequency response at very high frequencies (> 500 MHz) using the input parasitic capacitance to form a band-limiting pole. The gain resistor (R<sub>G</sub>) is ac-coupled, giving the circuit a dc gain of 1, which puts the input dc bias voltage (2.5 V) at the output as well. The output voltage can swing to within 1 V of either supply pin while delivering > 100-mA output current. A demanding  $100-\Omega$  load to a midpoint bias is used in this characterization circuit. The new output stage circuit used in the OPA690 can deliver large output currents into this midpoint load with minimal crossover distortion .

#### 7.3.2 Input and ESD Protection

The OPA690 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in セクション 6.1. All device pins are protected with internal ESD protection diodes to the power supplies. 図 7-3 shows the internal ESD protection.




図 7-3. Internal ESD Protection

These diodes also provide moderate protection to input overdrive voltages greater than the supplies. The protection diodes can typically support 10 mA of continuous current. Where higher currents are possible (for example, in systems with ±15-V supply parts driving into the OPA690), add current-limiting series resistors into the two inputs. Keep these resistor values as low as possible, because high values degrade both noise performance and frequency response.

Copyright © 2024 Texas Instruments Incorporated

#### 7.4 Device Functional Modes

#### 7.4.1 Disable Operation

The OPA690 provides an optional disable feature that can be used either to reduce system power or to implement a simple channel multiplexing operation. If the  $\overline{\text{DIS}}$  control pin is unconnected, the OPA690 operates normally. To disable, assert the control pin low.  $\boxtimes$  7-4 shows a simplified internal circuit for the disable control feature.




図 7-4. Simplified Disable Control Circuit

The supply current in the disable mode are only those required to operate the circuit of  $\boxtimes$  7-4. Additional circuitry enables a faster turn-on time than turn-off time (make-before-break).

When disabled, the output and input nodes go to a high-impedance state. If the OPA690 is operating at a gain of 1, the device shows a very high impedance at the output and exceptional signal isolation. If operating at a gain greater than 1, the total feedback network resistance ( $R_F + R_G$ ) appears as the impedance looking back into the output, but the circuit still shows very high forward and reverse isolation. If configured as an inverting amplifier, the input and output is connected through the feedback network resistance ( $R_F + R_G$ ) and the isolation is very poor as a result.

29

Product Folder Links: OPA690



### 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information


#### 8.1.1 Bandwidth Versus Gain: Noninverting Operation

The frequency response in a gain of 2 V/V can be modified to achieve exceptional flatness by simply increasing the noise gain to 2.5. One method, without affecting the two signal gain, is to add an 804- $\Omega$  resistor across the two inputs in the circuit of  $\boxtimes$  7-1. A similar technique can be used to reduce peaking in unity-gain (voltage-follower) applications. For example, by using a 402- $\Omega$  feedback resistor along with a 402- $\Omega$  resistor across the two op amp inputs, the voltage follower response is similar to the gain of 2 response of  $\boxtimes$  7-2. Reduce the value of the resistor across the op amp inputs to further limit the frequency response due to increased noise gain.

### 8.1.2 Inverting Amplifier Operation

The OPA690 is a general-purpose, wideband voltage-feedback op amp; therefore, all of the familiar op amp application circuits are available to the designer. Inverting operation is one of the more common requirements and offers several performance benefits.  $\boxtimes$  8-1 shows a typical inverting configuration where the I/O impedances and signal gain from  $\boxtimes$  7-1 are retained in an inverting circuit configuration.

Copyright © 2024 Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

#### 図 8-1. Gain of -2 V/V Example Circuit

In the inverting configuration, be aware of three key design considerations. The first consideration is that the gain resistor ( $R_G$ ) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted-pair, long PCB trace, or other transmission line conductor),  $R_G$  can be set equal to the required termination value and  $R_F$  adjusted to give the desired gain. This configuration is the simplest approach and results in optimized bandwidth and noise performance. However, at low inverting gains, the resultant feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2 V/V, setting  $R_G$  to 50  $\Omega$  for input matching eliminates the requirement for  $R_M$  but requires a 100- $\Omega$  feedback resistor. This configuration has an interesting advantage: the noise gain becomes equal to 2 for a 50- $\Omega$  source impedance—the same as the noninverting circuits considered in the previous section. The amplifier output, however, now sees the 100- $\Omega$  feedback resistor in parallel with the external load. In general, limit the feedback resistor to the 200- $\Omega$  to 1.5-k $\Omega$  range. In this case, increase both the  $R_F$  and  $R_G$  values, as shown in  $\mathbb{Z}$  8-1, and then achieve the input matching impedance with a third resistor ( $R_M$ ) to ground. The total input impedance becomes the parallel combination of  $R_G$  and  $R_M$ .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and influences the bandwidth. For the example in  $\boxtimes$  8-1, the R<sub>M</sub> value combines in parallel with the external 50- $\Omega$  source impedance, yielding an effective driving impedance of 50  $\Omega$  | 67  $\Omega$  = 28.6  $\Omega$ . This impedance is added in series with R<sub>G</sub> for calculating the noise gain (NG). The resultant NG is 2.8 for  $\boxtimes$  8-1, as opposed to only 2 if R<sub>M</sub> can be eliminated as discussed previously. Therefore, the bandwidth is slightly less for the circuit of  $\boxtimes$  8-1 than for the gain of 2 circuit of  $\boxtimes$  7-1.

The third important consideration in inverting amplifier design is setting the bias current cancellation resistor on the noninverting input (R<sub>B</sub>). If this resistor is set equal to the total dc resistance looking out of the inverting node, the output dc error, due to the input bias currents, is reduced to (Input Offset Current) × R<sub>F</sub>. If the 50- $\Omega$  source impedance is dc-coupled in  $\mathbb{Z}$  8-1, the total resistance to ground on the inverting input is 228  $\Omega$ . Combining this in parallel with the feedback resistor gives the R<sub>B</sub> = 146  $\Omega$  used in this example. To reduce the additional high-frequency noise introduced by this resistor, the resistor is sometimes bypassed with a capacitor. As long as R<sub>B</sub> < 350  $\Omega$ , the capacitor is not required because the total noise contribution of all other terms is less than that of the op-amp input noise voltage. As a minimum, the OPA690 requires an R<sub>B</sub> value of 50  $\Omega$  to damp out parasitic-induced peaking that is a direct short to ground on the noninverting input, and runs the risk of a very high-frequency instability in the input stage.

#### 8.1.3 Optimizing Resistor Values

Because the OPA690 is a unity-gain stable, voltage-feedback op amp, a wide range of resistor values can be used for the feedback and gain-setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a noninverting unity-gain follower application, make the feedback connection with a 25- $\Omega$  resistor, not a direct short. This connection isolates the inverting input capacitance from the output pin and improves the frequency response flatness. Usually, for G > 1 V/V applications, the feedback-resistor value must be between 200  $\Omega$  and 1.5 k $\Omega$ . For values less than 200  $\Omega$ , the feedback network presents additional output loading that can degrade the harmonic distortion performance of the OPA690.

A good practice is to target the parallel combination of  $R_F$  and  $R_G$  (see  $\boxtimes$  7-1) to be less than approximately 300  $\Omega$ . The combined impedance  $R_F \parallel R_G$  interacts with the inverting input capacitance, placing an additional pole in the feedback network, and thus, a zero in the forward response. Assuming a 2-pF total parasitic on the inverting node, holding  $R_F \parallel R_G < 300~\Omega$  keeps this pole greater than 250 MHz. Alone, this constraint implies that the feedback resistor  $R_F$  can increase to several  $k\Omega$  at high gains. This result is acceptable as long as the pole formed by  $R_F$  and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

#### 8.1.4 Output Current and Voltage

The OPA690 provides output voltage and current capabilities that are unsurpassed in a low-cost monolithic op amp. Under no-load conditions at 25°C, the output voltage typically swings closer than 1 V to either supply rail. Into a 15- $\Omega$  load (the minimum tested load), the device delivers more than  $\pm 160$  mA.

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold start-up do the output current and voltage decrease to the numbers shown in  $\forall \not D \not \exists v \not b \exists v \not b$ 

To protect the output stage from accidental shorts to ground and the power supplies, output short-circuit protection is included in the OPA690. The circuit acts to limit the maximum source or sink current to approximately 250 mA.

## 8.1.5 Driving Capacitive Loads


One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance that can be recommended to improve ADC linearity. A high-speed, high open-loop gain amplifier like the OPA690 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity, and distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series-isolation resistor between the amplifier output and the capacitive load. This configuration does not eliminate the pole from the loop response, but rather shifts the pole and adds a zero at a higher frequency.

Copyright © 2024 Texas Instruments Incorporated

The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

The typical characteristics show the recommended  $R_S$  versus capacitive load ( $\boxtimes$  6-51 for ±5 V and  $\boxtimes$  6-66 for 5 V), and the resulting frequency response at the load. Parasitic capacitive loads greater than 2 pF can begin to degrade the performance of the OPA690. Long PCB traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA690 output pin (see  $2000 \times 1000$ ).

The criterion for setting this  $R_S$  resistor is a maximum bandwidth, flat frequency response at the load. For the OPA690 operating in a gain of 2, the frequency response at the output pin is already slightly peaked without the capacitive load requiring relatively high values of  $R_S$  to flatten the response at the load. Increasing the noise gain reduces the peaking as described previously. The circuit of  $\boxtimes$  8-2 demonstrates this technique, allowing lower values of  $R_S$  to be used for a given capacitive load.



Copyright © 2016, Texas Instruments Incorporated

#### 図 8-2. Capacitive Load Driving With Noise Gain Tuning

This gain of 2 V/V circuit includes a noise gain tuning resistor across the two inputs to increase the noise gain, increasing the unloaded phase margin for the op amp. Although this technique reduces the required  $R_S$  resistor for a given capacitive load, this technique does increase the noise at the output. This technique also decreases the loop gain, slightly decreasing the distortion performance. If, however, the dominant distortion mechanism arises from a high  $R_S$  value, significant dynamic range improvement can be achieved using this technique.  $\boxtimes$  8-3 shows the required  $R_S$  versus  $C_{LOAD}$  parametric on noise gain using this technique. This is the circuit of  $\boxtimes$  8-2 with  $R_{NG}$  adjusted to increase the noise gain (increasing the phase margin) then sweeping  $C_{LOAD}$  and finding the required  $R_S$  to get a flat frequency response. This plot also gives the required  $R_S$  versus  $C_{LOAD}$  for the OPA690 operated at higher signal gains.




図 8-3. Required R<sub>S</sub> vs Noise Gain

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33




#### 8.1.6 Distortion Performance

The OPA690 provides good distortion performance into a  $100-\Omega$  load on  $\pm 5-V$  supplies. Relative to alternative solutions, this device provides exceptional performance into lighter loads, while operating on a single 5-V supply. Increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the noninverting configuration (see  $\boxed{\mathbb{Z}}$  7-1), this total load is sum of  $R_F + R_G$ , while in the inverting configuration the total load is just  $R_F$ . Also, providing an additional supply-decoupling capacitor (0.1  $\mu F$ ) between the supply pins (for bipolar operation) improves the 2nd-order distortion.

English Data Sheet: SBOS223

#### 8.1.7 Noise Performance

High slew rate, unity-gain stable, voltage-feedback op amps usually achieve a slew rate at the expense of a higher input noise voltage. The 5.5-nV/ $\sqrt{\text{Hz}}$  input voltage noise for the OPA690 is, however, much lower than comparable amplifiers. The input-referred voltage noise, and the two input-referred current noise terms, combine to give low output noise under a wide variety of operating conditions.  $\boxtimes$  8-4 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/ $\sqrt{\text{Hz}}$  or pA/ $\sqrt{\text{Hz}}$ .



Copyright @ 2010, Texas matraments incorporated

#### 図 8-4. Op Amp Noise Analysis Model

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors.  $\not\equiv$  1 shows the general form for the output noise voltage using the terms shown in  $\boxtimes$  8-4.

$$E_{O} = \sqrt{\left(E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S}\right)NG^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}NG}}$$
(1)

Dividing this expression by the noise gain [NG =  $(1 + R_F/R_G)$ ] gives the equivalent input-referred spot noise voltage at the noninverting input, as shown in  $\pm 2$ .

$$E_{N} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + \left(\frac{I_{BI}R_{F}}{NG}\right)^{2} + \frac{4kTR_{F}}{NG}}$$
(2)

Evaluating these two equations for the OPA690 circuit and component values (see  $\boxtimes$  7-1) gives a total output spot noise voltage of 12.3 nV/ $\sqrt{\text{Hz}}$  and a total equivalent input spot noise voltage of 6.1 nV/ $\sqrt{\text{Hz}}$ . This is including the noise added by the bias current cancellation resistor (175  $\Omega$ ) on the noninverting input. This total input-referred spot noise voltage is only slightly higher than the 5.5-nV/ $\sqrt{\text{Hz}}$  specification for the op amp voltage noise alone. This is the case as long as the impedances appearing at each op amp input are limited to the previously recommend maximum value of 300  $\Omega$ . Keeping both (R<sub>F</sub> || R<sub>G</sub>) and the noninverting input source impedance less than 300  $\Omega$  satisfies both noise and frequency response flatness considerations. Because the resistor-induced noise is relatively negligible, additional capacitive decoupling across the bias current cancellation resistor (R<sub>B</sub>) for the inverting op amp configuration of  $\boxtimes$  8-1 is not required.

English Data Sheet: SBOS223



#### 8.1.8 DC Accuracy and Offset Control

The balanced input stage of a wideband voltage-feedback op amp allows good output dc accuracy in a wide variety of applications. Although the high-speed input stage does require relatively high input bias current (typically  $\pm 8~\mu A$  at each input terminal), the close matching can be used to reduce the output dc error caused by this current. The total output offset voltage can be considerably reduced by matching the dc source resistances appearing at the two inputs. This matching reduces the output dc error due to the input bias currents to the offset current times the feedback resistor. Evaluating the configuration of  $\boxed{2}$  7-1, and using worst-case 25°C input offset voltage and current specifications, gives a worst-case output offset voltage equal to:


-(NG = noninverting signal gain)

 $\pm(NG \times V_{OS(MAX)}) \pm (R_F \times I_{OS(MAX)})$ 

 $= \pm (2 \times 4 \text{ mV}) \pm (402 \Omega \times 1 \mu\text{A})$ 

 $= \pm 8.4 \text{ mV}$ 

A fine-scale output offset null, or dc operating point adjustment, is often required. Numerous techniques are available for introducing dc offset control into an op-amp circuit. Most of these techniques eventually reduce to adding a dc current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be noninverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the noninverting input can be considered. However, the dc offset voltage on the summing junction sets up a dc current back into the source that must be considered. Applying an offset adjustment to the inverting op amp input can change the noise gain and frequency response flatness. For a dc-coupled inverting amplifier, see 8-5 for one example of an offset adjustment technique that has minimal impact on the signal frequency response. In this case, the dc offsetting current is brought into the inverting input node through resistor values that are much greater than the signal path resistors. This circuit configuration has minimal effect on the loop gain, and therefore, the frequency response.



Copyright © 2016, Texas Instruments Incorporated

図 8-5. DC-Coupled, Inverting Gain of -2 V/V, With Offset Adjustment

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

### 8.1.9 Thermal Analysis

As a result of the high output power capability of the OPA690, sinking heat or forced airflow can be required under extreme operating conditions. Maximum desired junction temperature sets the maximum allowed internal power dissipation. In no case can the maximum junction temperature be allowed to exceed 150°C.

Operating junction temperature  $(T_J)$  is given by  $T_A + P_D \times R_{\theta JA}$ . The total internal power dissipation  $(P_D)$  is the sum of quiescent power  $(P_{DQ})$  and additional power dissipated in the output stage  $(P_{DL})$  to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  depends on the required output signal and load but, for a grounded resistive load, be at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar supplies) under the condition in  $\vec{x}$ .

$$P_{DL} = V_S^2 / (4 \times R_L)$$
 (3)

where

· R<sub>L</sub> includes feedback network loading

注

The power in the output stage and not into the load determines internal power dissipation.

As a worst-case example, compute the maximum  $T_J$  using an OPA690-DBV (6-pin SOT-23 package) in the circuit of  $\boxtimes$  7-1 operating at the maximum specified ambient temperature of 85°C and driving a grounded  $20-\Omega$  load.

$$P_D = 10 \text{ V} \times 6.2 \text{ mA} + 5^2 / (4 \times (20 \Omega \parallel 804 \Omega)) = 382 \text{ mW}$$
 (4)

Maximum 
$$T_J = 85^{\circ}C + (0.38 \text{ W} \times 150^{\circ}C/\text{W}) = 142^{\circ}C$$
 (5)


Although this result is still much less than the specified maximum junction temperature, system reliability considerations can require lower tested junction temperatures. The highest possible internal dissipation occurs if the load requires current to be forced into the output for positive output voltages or sourced from the output for negative output voltages. This puts a high current through a large internal voltage drop in the output transistors.  $\boxtimes$  6-55, the output V-I plot shown in  $\not\sim \not\sim \not\sim 0.11$ , include a boundary for 1-W maximum internal power dissipation under these conditions.

English Data Sheet: SBOS223



# 8.2 Typical Applications

### 8.2.1 High-Performance DAC Transimpedance Amplifier



Copyright © 2016, Texas Instruments Incorporated

図 8-6. DAC Transimpedance Amplifier

#### 8.2.1.1 Design Requirements

High-frequency, direct digital synthesis (DDS) digital-to-analog converters (DACs) require a low-distortion output amplifier to retain SFDR performance into real-world loads. See 🗵 8-6 for a single-ended output drive implementation.

#### 8.2.1.2 Detailed Design Procedure

In this circuit, only one side of the complementary output drive signal is used.  $\boxtimes$  8-6 shows the signal output current connected into the virtual ground summing junction of the OPA690, which is set up as a transimpedance stage or *I-V converter*. The unused current output of the DAC is connected to ground. If the DAC requires that the outputs terminate to a compliance voltage other than ground for operation, the appropriate voltage level can be applied to the noninverting input of the OPA690. The dc gain for this circuit is equal to R<sub>F</sub>. At high frequencies, the DAC output capacitance produces a zero in the noise gain for the OPA690 that can cause peaking in the closed-loop frequency response. C<sub>F</sub> is added across R<sub>F</sub> to compensate for this noise gain peaking. To achieve a flat transimpedance frequency response, set the pole in the feedback network to  $\cancel{\times}$  6.

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}} \tag{6}$$


式 6 gives a closed-loop transimpedance bandwidth,  $f_{-3dB}$ , of approximately 式 7.

$$f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}}$$
 (7)

where

• GBP = gain bandwidth product (Hz) for the OPA690

### 8.2.2 Single-Supply Active Filters



Copyright © 2016, Texas Instruments Incorporated

図 8-7. Single-Supply, High-Frequency Active Filter

#### 8.2.2.1 Design Requirements

The high bandwidth provided by the OPA690, while operating on a single 5-V supply, works well with high-frequency active filter designs. Again, the key additional requirement is to establish the dc operating point of the signal near the supply midpoint for highest dynamic range. See  $\boxtimes$  8-7 for an example design of a 5-MHz low-pass Butterworth filter using the Sallen-Key topology.

Both the input signal and the gain setting resistor are ac-coupled using  $0.1-\mu F$  blocking capacitors (actually giving band-pass response with the low-frequency pole set to 32 kHz for the component values shown). As discussed for  $\boxtimes$  7-2, this allows the midpoint bias formed by the two 1.87-k $\Omega$  resistors to appear at both the input and output pins. The midband signal gain is set to 4 (12 dB) in this case. The capacitor to ground on the noninverting input is intentionally set larger to dominate input parasitic terms. At a gain of 4, the OPA690 on a single supply shows approximately 80-MHz small- and large-signal bandwidth. The resistor values are slightly adjusted to account for this limited bandwidth in the amplifier stage. Tests of this circuit show a precise 5-MHz, -3-dB point with a maximally flat pass band (greater than the 32-kHz ac-coupling corner), and a maximum stop-band attenuation of 36 dB at the -3-dB bandwidth of 80 MHz of the amplifier.

#### 8.2.2.2 Application Curve




図 8-8. 5-MHz, 2nd-Order Butterworth Filter Response


Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39



## 8.2.3 High-Power Line Driver



Copyright © 2016, Texas Instruments Incorporated

図 8-9. High-Power Coax Line Driver

#### 8.2.3.1 Design Requirements

The large output swing capability of the OPA690 and the high current capability allow the device to drive a  $50-\Omega$  line with a peak-to-peak signal up to 4  $V_{PP}$  at the load, or 8  $V_{PP}$  at the output of the amplifier using a single 12-V supply.  $\boxtimes$  8-9 shows such a circuit set for a gain of 8 to the output or 4 to the load.

The 5-pF capacitor in the feedback loop provides added bandwidth control for the signal path.

English Data Sheet: SBOS223

# 8.3 Power Supply Recommendations

The OPA690 is principally intended to work in a supply range of  $\pm 2.5$  V to  $\pm 6$  V. Good power-supply bypassing is required. Minimize the distance (< 0.1 inch) from the power-supply pins to high frequency, 0.1- $\mu$ F decoupling capacitors. Often a larger capacitor (2.2  $\mu$ F is typical) is used along with a high-frequency, 0.1- $\mu$ F supply decoupling capacitor at the device supply pins.

For single-supply operation, only the positive supply has these capacitors. When a split supply is used, use these capacitors for each supply to ground. If necessary, place the larger capacitors somewhat farther from the device and share these capacitors among several devices in the same area of the PCB.

Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) improves second harmonic distortion performance.

## 8.4 Layout

## 8.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA690 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include:

- 1. Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, parasitic capacitance can react with the source impedance to cause unintentional band-limiting. To reduce unwanted capacitance, open a window around the signal I/O pins in all of the ground and power planes around those pins. Otherwise, ensure that the ground and power planes are unbroken elsewhere on the board.
- 2. Minimize the distance (< 0.25") from the power-supply pins to high-frequency 0.1-μF decoupling capacitors. At the device pins, ensure that the ground and power-plane layout is not in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Always decouple the power-supply connections with these capacitors. An optional supply decoupling capacitor (0.1-μF) across the two power supplies (for bipolar operation) improves 2nd-harmonic distortion performance. Also, use larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequencies, on the main supply pins. Place these decoupling capacitors somewhat farther from the device and share these capacitors among several devices in the same area of the PCB.
- Careful selection and placement of external components preserve the high-frequency performance of the OPA690. Use very low reactance type resistors. Surface-mount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good highfrequency performance. Again, keep the leads and PCB traces as short as possible. Never use wire-wound type resistors in a high-frequency application. Because the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Place other network components, such as noninverting input termination resistors, close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values > 1.5 kΩ, this parasitic capacitance can add a pole or zero below 500 MHz that can affect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 402-Ω feedback is a good starting point for design. A  $25-\Omega$  feedback resistor, rather than a direct short, is suggested for the unity-gain follower application. This configuration effectively isolates the inverting input capacitance from the output pin that can otherwise cause an additional peaking in the gain of 1 frequency response.
- 4. Connections to other wideband devices on the board can be made with short, direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Use relatively wide traces (50 mils or 1.27 mm to 100 mils or 2.54 mm), preferably with ground and power planes opened up around the traces. Estimate the total capacitive load and set R<sub>S</sub> from the plot of *Recommended R<sub>S</sub> vs Capacitive Load* (☒ 6-51 for ±5 V and ☒ 6-66 for 5 V). Low parasitic capacitive loads (< 5 pF) do not always require an R<sub>S</sub> because the OPA690 is nominally compensated to

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

41



operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R<sub>S</sub> are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A  $50-\Omega$  environment is normally not necessary on board, and in fact, a higher impedance environment improves distortion (see also the distortion versus load plots). With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA690 is used, as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device; set this total effective impedance to match the trace impedance. The high output voltage and current capability of the OPA690 allows multiple destination devices to be handled as separate transmission lines, each with series and shunt terminations. If the 6-dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be seriesterminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value (see also the Recommended  $R_S$  vs Capacitive Load plot ( $\boxtimes$  6-51 for ±5 V and  $\boxtimes$  6-66 for 5 V). This configuration does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

5. Socketing a high-speed part like the OPA690 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that can make achieving a smooth, stable frequency response almost impossible. Best results are obtained by soldering the OPA690 onto the board.

#### 8.4.2 Layout Example




図 8-10. OPA690 Layout

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBOS223

# 9 Device and Documentation Support

## 9.1 Device Support

## 9.1.1 Macromodels and Applications Support

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. Spice is particularly helpful for video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the OPA690 is available through the OPA690 product folder under *Simulation Models*. These models do a good job of predicting small-signal ac and transient performance under a wide variety of operating conditions. The models do not do as well in predicting the harmonic distortion or dG/dP characteristics. These models do not attempt to distinguish between the package types small-signal ac performance.

### 9.1.2 Demonstration Fixtures

Two printed-circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA690 in the two package options. Both of these are offered free of charge as unpopulated PCBs, delivered with a user's guide. The summary information for these fixtures is shown in 表 9-1.

 PRODUCT
 PACKAGE
 ORDERING NUMBER
 LITERATURE NUMBER

 OPA690ID
 8-pin SOIC
 DEM-OPA-SO-1A
 SBOU009

 OPA690IDBV
 6-pin SOT-23
 DEM-OPA-SOT-1A
 SBOU010

表 9-1. Demonstration Fixtures by Package

The demonstration fixtures can be requested at the Texas Instruments web site (www.ti.com) through the OPA690 product folder.

# 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

43



# **10 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	, , , , , , , , , , , , , , , , , , , ,	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	「特長」を更新	1
•	「 <i>概要」を更新</i>	1
•	表紙の図を更新	1
•	Updated Device Comparison Table	
•	Changed designator from DRB to DBV (typo) in Table 5-1, Pin Functions	<mark>3</mark>
•	Added Supply turn-on and turn-off rate and continuous input current specifications to Absolute Maximum Ratings table	า
•	Updated footnote on Absolute Maximum Ratings table to add additional clarification	
•	Changed Junction temperature specification from 175°C to 150°C in Absolute Maximum Ratings table	
•	Deleted Machine Model (MM) specification from ESD Ratings table	
•	Updated thermal specifications for DBV package in Thermal Information table	
•	Changed designator from DRB to DBV (typo) in Thermal Information	
•	Added new Electrical Characteristics tables for OPA690IDBV package	
•	Updated Electrical Characteristics: OPA690IDBV, ±5 V AC Performance section with improved typical sr	
	signal bandwidth, large-signal bandwidth, slew rate, voltage noise, and distortion parameters	<mark>5</mark>
•	Added T <sub>A</sub> ≅ 25°C and input and output reference voltages to the default test conditions across all Electri Characteristics sections	cal
•	Deleted 0°C to +70°C conditions across all Electrical Characteristics sections	
•	Deleted minimum specifications and over temperature specifications across all Electrical Characteristics	: AC
	Performance sections	
•	Changed typical Bandwidth for 0.1-dB gain flatness typical value from 30 MHz to 25 MHz in Electrical Characteristics: OPA690IDBV, ±5 V	5
•	Changed Peaking at gain of 1 V/V from 4 dB to 1 dB in Electrical Characteristics: OPA690IDBV, ±5 V	
•	Changed typical Large signal bandwidth condition from VO < 0.5 VPP to VO = 2 VPP in Electrical Characteristics: OPA690IDBV, ±5 V	
•	Changed typical rise and fall time at 5 V-step from 2.8 ns to 2.3 ns at 4 V-step in Electrical Characteristic OPA690IDBV, ±5 V	cs:
	Changed typical 0.02% settling time from 12 ns to 13 ns Electrical Characteristics: OPA690IDBV, ±5 V	
•	Changed typical 2-nd harmonic distortion at 100 $\Omega$ from –68 dBc to –85 dBc in Electrical Characteristics	
	OPA690IDBV, ±5 V	
•	Changed typical 2-nd harmonic distortion at 500 $\Omega$ from -77 dBc to -85 dBc in Electrical Characteristics OPA690IDBV, ±5 V	:
•	Changed typical 3-nd harmonic distortion at 100 Ω from –70 dBc to –75 dBc in Electrical Characteristics	s:
	OPA690IDBV, ±5 V	5
•	Changed typical 3-nd harmonic distortion at 500 Ω from –81 dBc to –90 dBc in Electrical Characteristics OPA690IDBV, ±5 V	
•	Changed typical input voltage noise from 5.5 nV/√Hz to 4.6 nV/√Hz in Electrical Characteristics:	
	OPA690IDBV, ±5 V	5
•	Changed typical input current noise from 3.1 pA/√Hz to 1.7 pA/√Hz in Electrical Characteristics: OPA690IDBV, ±5 V	
•	Changed typical open-loop voltage gain from 69 dB to 78 dB in Electrical Characteristics: OPA690IDBV, V	<mark>5</mark>
•	Changed typical input offset voltage from ±1 mV to ±0.3 mV in Electrical Characteristics: OPA690IDBV,	±5 V 5
•	Changed typical input bias current from $\pm 3~\mu A$ to $\pm 1~\mu A$ in Electrical Characteristics: OPA690IDBV, $\pm 5~\nu A$ Changed typical input offset current from $\pm 0.1~\mu A$ to $\pm 0.05~\mu A$ in Electrical Characteristics: OPA690IDBV	/ <mark>5</mark>
	±5 V	

•	OPA690IDBV. ±5 V
_	• · · · • • · = = · ·   = • · · · · · · · · · · · · · · · · · ·
•	Changed typical Common-mode rejection ratio from 65 dB to 80 dB in Electrical Characteristics:  OPA690IDBV, ±5 V
•	Changed typical Input impedance differential mode from 190    0.6 k $\Omega$    pF to 6    0.1 M $\Omega$    pF in Electrical
	Characteristics: OPA690IDBV. ±5 V
•	Changed typical Input impedance differential mode from 3.2    0.9 M $\Omega$    pF to 38    1 M $\Omega$    pF in Electrical
	Characteristics: OPA690IDBV, ±5 V5
•	Changed minimum Output voltage swing at no load from ±3.8 V to ±3.7 V in Electrical Characteristics:
	OPA690IDBV, ±5 V
•	Changed typical Output voltage swing at No load from ±4 V to ±3.9 V in Electrical Characteristics:
_	OPA690IDBV, ±5 V
•	Changed typical Output voltage swing at 100 Ω load from ±3.9 V to ±3.85 V in Electrical Characteristics:  OPA690IDBV, ±5 V
	Changed typical Current output sourcing from 190 mA to 215 mA in Electrical Characteristics: OPA690IDBV,
	±5 V
•	Changed typical Current output sinking from –190 mA to –215 mA in Electrical Characteristics: OPA690IDBV,
	±5 V
•	Changed typical Short circuit current limit from ±250 mA to ±240 mA in Electrical Characteristics:
	OPA690IDBV, ±5 V5
•	Changed typical Closed-loop output impedance from 0.04 $\Omega$ to 0.01 $\Omega$ in Electrical Characteristics:
	OPA690IDBV, ±5 V
•	Corrected the polarity of the power down supply current
•	Changed typical disable time from 200 ns to 600 ns in Electrical Characteristics: OPA690IDBV, ±5 V
•	Changed typical Enable time from 25 ns to 40 ns in Electrical Characteristics: OPA690IDBV, ±5 V5
•	Changed typical output capacitance in disable from 4 pF to 8 pF in Electrical Characteristics: OPA690IDBV,
_	±5 V
•	Changed maximum Quiescent current from 5.8 mA to 7 mA in Electrical Characteristics: OPA690IDBV, ±5 V
	Changed typical Quiescent current from 5.5 mA to 6.1 mA in Electrical Characteristics: OPA690IDBV, ±5 V. 5 Changed typical Quiescent current from 5.5 mA to 6.1 mA in Electrical Characteristics: OPA690IDBV, ±5 V. 5
•	Changed minimum Quiescent current from 5.3 mA to 5.2 mA in Electrical Characteristics: OPA690IDBV, ±5 V
	Changed maximum Quiescent current over temperature from 6.6 mA to 7 mA in Electrical Characteristics:
	OPA690IDBV, ±5 V
•	Changed typical Power-supply rejection ratio from 75 dB to 86 dB in Electrical Characteristics: OPA690IDBV,
	±5 V5
•	Updated the Electrical Characteristics: OPA690IDBV, 5 V AC performance section with improved typical
	small-signal bandwidth, voltage noise, and distortion parameters7
•	Changed the Peaking at gain of 1 V/V from 5 dB to 1.3 dB in Electrical Characteristics: OPA690IDBV, 5 V 7
•	Changed the typical Slew rate from 1000 V/µs to 850 V/µs in Electrical Characteristics: OPA690IDBV, 5 V7
•	Changed the typical 0.02% settling time from 12 ns to 19 ns Electrical Characteristics: OPA690IDBV, 5 V 7
•	Changed the typical 0.1% settling time from 8 ns to 16 ns Electrical Characteristics: OPA690IDBV, 5 V7
•	Changed the typical input voltage noise from 5.6 nV/√Hz to 4.6 nV/√Hz in Electrical Characteristics:
	OPA690IDBV, 5 V
•	Changed the typical input current noise from 3.2 pA/√Hz to 1.6 pA/√Hz in Electrical Characteristics:
	OPA690IDBV, 5 V
•	Changed the typical open-loop voltage gain from 63 dB to 77 dB in Electrical Characteristics: OPA690IDBV, 5
_	Channel the typical input effect values from 14 m)/to 10.2 m)/in Floatnical Channel tribing ODA COOLDRY 5
•	Changed the typical input offset voltage from ±1 mV to ±0.3 mV in Electrical Characteristics: OPA690IDBV, 5
	V
•	Changed the typical input bias current from ±0.3 μA to ±0.05 μA in Electrical Characteristics: OPA690IDBV, 5 V /
	5 V
	A M



•	Changed the typical Most positive input voltage from 3.5 V to 3.85 V in Electrical Characteristics:
	OPA690IDBV, 5 V
•	Changed the typical input bias current from 13 pA to 11 pA in Electrical Characteristics: Or Adsorbby, 5 v7  Changed the typical Common-mode rejection ratio from 63 dB to 79 dB in Electrical Characteristics:  OPA690IDBV, 5 V
•	Changed the typical Input impedance differential mode from 92    1.4 k $\Omega$    pF to 6    0.1 M $\Omega$    pF in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the typical Input impedance common-mode from 2.2    1.5 $$ M $\Omega$    pF to 27    1.1 $$ M $\Omega$    pF in
•	Electrical Characteristics: OPA690IDBV, 5 V
•	Characteristics: OPA690IDBV, 5 V
•	OPA690IDBV, 5 V
•	Characteristics: OPA690IDBV, 5 V
•	Characteristics: OPA690IDBV, 5 V
	1.1 V to 1.15 V in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the typical current output sourcing from 160 mA to 190 mA in Electrical Characteristics:  OPA690IDBV, 5 V
•	Changed the typical current output sinking from –160 mA to –190 mA in Electrical Characteristics:  OPA690IDBV, 5 V
•	Changed the typical closed-loop output impedance from 0.04 $\Omega$ to 0.01 $\Omega$ in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the typical power-down supply current from −100 μA to 75 μA in Electrical Characteristics:  OPA690IDBV, 5 V
•	Changed the typical off isolation from 65 dB to 72 dB in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the typical output capacitance in disable from 4 pF to 8 pF in Electrical Characteristics:  OPA690IDBV, 5 V
•	Deleted the turn-on and turnoff glitch specifications from Electrical Characteristics section
•	Changed the typical disable voltage from 1.8 V to 2.4 V in Electrical Characteristics: OPA690IDBV, 5 V7  Changed the typical disable pin input bias current from 75 µA to 60 µA in Electrical Characteristics:  OPA690IDBV, 5 V
•	Changed the typical quiescent current from 4.9 mA to 6.1 mA in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the maximum quiescent current from 5.44 mA to 6.8 mA in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the maximum quiescent current over temperature from 6.02 mA to 6.9 mA in Electrical Characteristics: OPA690IDBV, 5 V
•	Changed the power-supply rejection ratio from 72 dB to 85 dB in Electrical Characteristics: OPA690IDBV, 5 V
•	Deleted Single-Supply ADC Interface from Typical Applications
CI	hanges from Revision F (February 2010) to Revision G (August 2016)  Page
•	「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電
	源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。1
•	Deleted Ordering Information table; see POA at the end of the data sheet

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

Changes from Revision E (November 2008) to Revision F (February 2010)	Page
• データシート フォーマットを現行の基準に変更	1
Added ⊠ 6-61, Noninverting Overdrive Recovery plot	20
Changes from Revision D (August 2008) to Revision E (November 2008)	Page
Deleted obsolete OPA680 from Related Products table	2

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

47

Product Folder Links: OPA690

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com

23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
OPA690ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 690
OPA690ID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 690
OPA690IDBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	OAEI
OPA690IDBVR.B	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	OAEI
OPA690IDBVT	Obsolete	Production	SOT-23 (DBV)   6	-	-	Call TI	Call TI	-40 to 85	OAEI
OPA690IDBVTG4	NRND	Production	SOT-23 (DBV)   6	250   SMALL T&R	-	Call TI	Call TI	-40 to 85	
OPA690IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 690
OPA690IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 690
OPA690IDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	-	Call TI	Call TI	-40 to 85	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA690IDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA690IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Jul-2025



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA690IDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
OPA690IDR	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# **TUBE**



## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA690ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA690ID.A	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated