









**OPA891, OPA2891** JAJSS86B - NOVEMBER 2023 - REVISED JULY 2024

# OPAx891 180MHz、0.95nV/√Hz、超低 THD オペアンプ

# 1 特長

- 0.95nV/√Hz の非常に低い電圧ノイズ
- 高速度:
  - 180MHz のユニティゲイン帯域幅
  - 2V/V (-1V/V) のゲインで 140MHz の帯域幅
  - スルー レート: 105V/μs
- 非常に低い歪み
  - THD = -91dBc (f = 1MHz,  $R_L = 150\Omega$ )
  - THD = -100dBc (f = 1MHz,  $R_1 = 1k\Omega$ )
  - THD+N = -137dBc (f = 1kHz, BW = 80kHz)
- 25℃で 0.2mV (標準値) および 1mV (最大値) の低 い入力オフセット電圧
- 200mA の出力電流ドライブ (標準値)
- ±4.5V~±18V の標準動作範囲
- OPA891 のオフセット ヌルピン

# 2 アプリケーション

- 産業アプリケーション向けの低ノイズ、広帯域アンプ
- 電圧制御の発振器
- アクティブ フィルタ
- ビデオ アンプ
- ケーブルドライバ
- 超音波スキャナ
- ベクトル信号トランシーバ (VST)
- 業務用オーディオミキサまたは制御卓
- 業務用マイク/ワイヤレスシステム
- 業務用スピーカ システム
- 業務用オーディオ アンプ
- サウンドバー
- ターンテーブル
- 業務用ビデオ カメラ
- ギターおよびその他楽器用アンプ
- データ アクイジション (DAQ)


#### 3 概要

OPA891 および OPA2891(OPAx891) は電圧ノイズが非 常に低い高速電圧帰還アンプで、通信やイメージングな ど低い電圧ノイズが要求されるアプリケーションに最適で す。シングル アンプの OPA891 とデュアル アンプの **OPA2891** は AC 特性が非常に優れており、140MHz の 帯域幅、ゲイン (G) = 2V/V、105V/µs のスルーレート、 **70ns** のセトリング タイム (0.1%) を実現しています。 OPAx891 は、180MHz の帯域幅でユニティ ゲイン安定 です。これらのアンプには、200mAの大きい駆動能力が あり、チャネルごとに 7.5mA の電流しか消費しません。 OPAx891 は、f = 1MHz において総高調波歪 (THD) が -100dBc で、ノイズが 0.95nV/√Hz と非常に低く、A/D コ ンバータのバッファなど、低い歪みと低ノイズが要求される アプリケーション向けに設計されています。


#### 製品情報

AT FI HASE						
部品番号	アンプ	パッケージ (1)	パッケージ サイズ (2)			
		D (SOIC, 8)	4.9mm × 6mm			
OPA891	1	DGN (HVSSOP、	3mm × 4.9mm			
	2	D (SOIC, 8)	4.9mm × 6mm			
OPA2891		DGN (HVSSOP、	3mm × 4.9mm			

- 詳細については、セクション 10 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



超音波時間ゲイン制御回路



電圧ノイズおよび電流ノイズと周波数との関係



# **Table of Contents**

1	特長	1
2	アプリケーション	1
	概要	
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	<u>E</u>
	5.4 Thermal Information - OPA891	
	5.5 Thermal Information - OPA2891	6
	5.6 Electrical Characteristics - $R_L$ = 150 $\Omega$	7
	5.7 Electrical Characteristics - $R_{\rm L}^-$ = 1k $\Omega$	9
	5.8 Typical Characteristics	. 11
6	Detailed Description	
	6.1 Overview	
	6.2 Functional Block Diagrams	19
	6.3 Feature Description	

	6.4 Device Functional Modes	21
7	Application and Implementation	. 22
	7.1 Application Information	
	7.2 Typical Application	
	7.3 Power Supply Recommendations	.27
	7.4 Layout	. 27
8	Device and Documentation Support	30
	8.1 Documentation Support	. 30
	8.2 Receiving Notification of Documentation Updates	.30
	8.3 サポート・リソース	. 30
	8.4 Trademarks	.30
	8.5 静電気放電に関する注意事項	. 30
	8.6 用語集	. 30
9	Revision History	. 30
	0 Mechanical, Packaging, and Orderable	
	Information	. 31



# **4 Pin Configuration and Functions**




図 4-1. OPA891: D Package, 8-Pin SOIC, or DGN Package, 8-pin HVSSOP (Top View)

表 4-1. Pin Functions: OPA891

PIN		TYPE	DESCRIPTION		
NAME	NO.	1176	DESCRIPTION		
IN-	2	Input	Inverting input		
IN+	3	Input	Noninverting input		
NC	5	_	No connection		
NULL	1, 8	Input	Voltage offset adjust		
OUT	6	Output	Output of amplifier		
VCC-	4	_	Negative power supply		
VCC+	7	_	Positive power supply		
Thermal Pad	Pad	_	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC		




図 4-2. OPA2891: D Package, 8-Pin SOIC, or DGN Package, 8-pin HVSSOP (Top View)

表 4-2. Pin Functions: OPA2891

PIN		TYPE	DESCRIPTION
NAME	NO.	1175	DESCRIPTION
1IN-	2	Input	Channel 1 inverting input
1IN+	3	Input	Channel 1 noninverting input
10UT	1	Output	Channel 1 output
2IN-	6	Input	Channel 2 inverting input
2IN+	5	Input	Channel 2 noninverting input
2OUT	7	Output	Channel 2 output
VCC-	4	_	Negative power supply
VCC+	8	_	Positive power supply

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

3



# 表 4-2. Pin Functions: OPA2891 (続き)

PIN NAME NO.		TYPE	DESCRIPTION
			DESCRIPTION
Thermal Pad	Pad	_	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBOSAI7

Product Folder Links: OPA891 OPA2891

# 5 Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage, V <sub>CC+</sub> – V <sub>CC-</sub>			37	V
VI	Input voltage			±V <sub>CC</sub>	V
Io	Output current <sup>(2)</sup>	Output current <sup>(2)</sup>		240	mA
V <sub>IO</sub>	Differential input voltage			±1.5	V
I <sub>IN</sub>	Continuous input current			10	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
		Any condition		150	
T <sub>J</sub>	Junction temperature  Maximum junction temperature, continuous operation, long-term reliability <sup>(3)</sup>			125	°C
T <sub>stg</sub>	Storage temperature	·	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) When continuously operating at any output current, do not exceed the maximum junction temperature. Keep the output current less than the absolute maximum rating regardless of time interval.
- (3) The maximum junction temperature for continuous operation is limited by package constraints. Operation greater than this temperature can result in reduced reliability, lifetime of the device, or both.

#### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V
V(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

#### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	CC Supply voltage	Dual-supply	±4.5	±15	±18	\/
V <sub>CC</sub>	Supply voltage	Single-supply	9	30	36	V
T <sub>A</sub>	Operating free-air temperature		-40	25	85	°C

English Data Sheet: SBOSAI7

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



#### 5.4 Thermal Information - OPA891

		OPA		
	THERMAL METRIC(1)	D (SOIC) DGN (HVSSOP)		UNIT
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	124.5	60.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	65.0	87.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	72.2	33	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13.6	7.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	71.3	32.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	17.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 5.5 Thermal Information - OPA2891

		OPA	A2891	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGN (HVSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120.6	52.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.7	75.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.9	24.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	16.2	4.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	62.2	24.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	9.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 5.6 Electrical Characteristics - $R_L$ = 150 $\Omega$

at T<sub>A</sub> = 25°C, V<sub>CC</sub> = ±15V, and R<sub>L</sub> = 150 $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONE	DITIONS	MIN TYP	MAX	UNIT
DYNAMI	C PERFORMANCE					
BW	Small-signal bandwidth (–3dB)	Gain = -1V/V or 2V/V	V <sub>CC</sub> = ±15V	140		MHz
			V <sub>CC</sub> = ±5V	135		
	Pandwidth for 0.1dP flatness	Gain = -1V/V or 2V/V	V <sub>CC</sub> = ±15V	9		MHz
	Bandwidth for 0.1dB flatness	Gain TV/V or 2V/V	V <sub>CC</sub> = ±5V	9		IVITIZ
SR	Slew rate <sup>(1)</sup>	Gain = -1V/V	V <sub>CC</sub> = ±15V, 20V step	105		V/µs
SK	Siew rate(**)	Galli – – IV/V	V <sub>CC</sub> = ±5V, 5V step	90		v/µs
		To 0.1%, gain = -1V/V	V <sub>CC</sub> = ±15V, 5V step	70		
	Cattling time	10 0.1%, gaiii – 1777	V <sub>CC</sub> = ±5V, 2.5V step	55		no
t <sub>S</sub>	Settling time	To 0.040/ goin = 4\/\/	V <sub>CC</sub> = ±15V, 5V step	90		ns
		To 0.01%, gain = -1V/V	V <sub>CC</sub> = ±5V, 2.5V step	80		
AUDIO P	ERFORMANCE					
			\\ - \A5\\\\ - 2\\	-137		dB
		Gain = $1V/V$ , $R_L = 600\Omega$ , $f = 1kHz$ ,	$V_{CC} = \pm 15V$ , $V_O = 3V_{RMS}$	0.000014		%
		BW = 80kHz		-130		dB
TUD . N	Total harmonic distortion + noise		$V_{CC} = \pm 5V$ , $V_O = 1V_{RMS}$	0.00003		%
THD+N		Gain = 2V/V, $R_L$ = 600 $\Omega$ , $f$ = 1kHz, BW = 80kHz	$V_{CC} = \pm 15V$ , $V_O = 3V_{RMS}$	-133		dB
				0.000022		%
			.5)///	-124		dB
			$V_{CC} = \pm 5V$ , $V_O = 1V_{RMS}$	0.00006		%
		Gain = 1V/V, $R_L$ = 600 $\Omega$ , SMPTE/DIN two-tone, 4:1 (60Hz and 7kHz)	V 45VV 6V	-130		dB
			$V_{CC} = \pm 15V$ , $V_O = 3V_{RMS}$	0.000032		%
			$V_{CC} = \pm 5V$ , $V_O = 1V_{RMS}$	-126		dB
				0.00005		%
IMD	Intermodulation distortion	Gain = 2V/V, $R_L$ = 600 $\Omega$ , SMPTE/DIN two-tone, 4:1 (60Hz and 7kHz)	$V_{CC} = \pm 15V$ , $V_{O} = 3V_{RMS}$	-126		dB
				0.00005		%
			$V_{CC} = \pm 5V$ , $V_O = 1V_{RMS}$	-120		dB
				0.0001		%
NOISE A	ND DISTORTION PERFORMANCE					
THD	Total harmonic distortion	Gain = 2V/V, V <sub>CC</sub> = ±5V or ±15V, f	= 1MHz V <sub>O(pp)</sub> = 2V	-91		dBc
V <sub>n</sub>	Input voltage noise	V <sub>CC</sub> = ±5V or ±15V, f > 10kHz	***	0.95		nV/√Hz
In	Input current noise	V <sub>CC</sub> = ±5V or ±15V, f > 10kHz		2.3		pA/√Hz
	Channel-to-channel crosstalk (OPA2891 only)	V <sub>CC</sub> = ±5V or ±15V, f = 1MHz		-80		dBc
DC PERF	FORMANCE	1	1			
V <sub>OS</sub>	Input offset voltage	V <sub>CC</sub> = ±5V or ±15V, T <sub>A</sub> = 25°C		0.2	1	mV
	Offset voltage drift	$V_{CC}$ = ±5V or ±15V, $T_A$ = full range		1		μV/°C
	In a state of the	V = 15V == 145V	T <sub>A</sub> = 25°C	9	20	
I <sub>IB</sub>	Input bias current	$V_{CC} = \pm 5V \text{ or } \pm 15V$	T <sub>A</sub> = full range		33	μA
		V .5V .45V	T <sub>A</sub> = 25°C	30	250	
los	Input offset current	$V_{CC} = \pm 5V \text{ or } \pm 15V$	T <sub>A</sub> = full range		400	nA

Product Folder Links: OPA891 OPA2891



# 5.6 Electrical Characteristics - $R_L$ = 150 $\Omega$ (続き)

at T<sub>A</sub> = 25°C, V<sub>CC</sub> = ±15V, and R<sub>L</sub> = 150 $\Omega$  (unless otherwise noted)

PARAMETER		TEST C	MIN	TYP	MAX	UNIT	
INPUT C	HARACTERISTICS			'			
	Common-mode input voltage	V <sub>CC</sub> = ±15V	V <sub>CC</sub> = ±15V				V
$V_{ICR}$	range	$V_{CC} = \pm 5V$		±3.8	±4.3		v
		\/ - +15\/ \/ - +12\/	T <sub>A</sub> = 25°C	85	104		
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 15V$ , $V_{ICR} = \pm 12V$	T <sub>A</sub> = full range	80			dB
CIVIKK	Common-mode rejection ratio	\/ - +5\/ \/ - +2.5\/	T <sub>A</sub> = 25°C	90	106		ив
		$V_{CC} = \pm 5V$ , $V_{ICR} = \pm 2.5V$	T <sub>A</sub> = full range	85			
	Innut immedance	Common-mode	Common-mode				MΩ    pF
	Input impedance	Differential-mode			6    1.8		kΩ    pF
ОИТРИТ	CHARACTERISTICS						
V	Output voltage awing	$V_{CC} = \pm 15V, R_L = 250\Omega$	±12	±12.9		V	
Vo	Output voltage swing	V <sub>CC</sub> = ±5V	±3	±3.5			
	Output current <sup>(2)</sup>	R <sub>I</sub> = 10Ω	V <sub>CC</sub> = ±15V	60	200		mA
I <sub>O</sub>		KL - 1012	V <sub>CC</sub> = ±5V	50	160		IIIA
R <sub>O</sub>	Output resistance	Open loop	'		5		Ω
POWER	SUPPLY	-					
		\/ - 145\/	T <sub>A</sub> = 25°C		7.5	10	
	Cumply ourrent (analy amplifier)	$V_{CC} = \pm 15V$	T <sub>A</sub> = full range			11	A
I <sub>CC</sub>	Supply current (each amplifier)	\\F\\	T <sub>A</sub> = 25°C		6.5	9	mA
		$V_{CC} = \pm 5V$ $T_A = \text{full range}$				10	
DODD	Dower cumply rejection reti-	V <sub>CC</sub> = ±5V or ±15V, T <sub>A</sub> = 25°C	90	105		٩D	
PSRR	Power-supply rejection ratio	$V_{CC}$ = ±5V or ±15V, $T_A$ = full ra	85			dB	

<sup>(1)</sup> Slew rate is measured from an output level range of 25% to 75%.

English Data Sheet: SBOSAI7

<sup>(2)</sup> Keep junction temperature less than the absolute maximum rating when the output is heavily loaded or shorted; see also Section 5.1.



# 5.7 Electrical Characteristics - $R_L = 1k\Omega$

at  $T_A$  = full range,  $V_{CC}$  = ±15V, and  $R_L$  = 1k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
DYNAMIC	PERFORMANCE			,			
	Unity gain bandwidth	V <sub>CC</sub> = ±15V, closed loop			180		MHz
DW	Small-signal bandwidth	O-i 4)/0/0)/0/	V <sub>CC</sub> = ±15V	,	140		N41.1-
BW	(-3dB)	Gain = -1V/V or 2V/V	V <sub>CC</sub> = ±5V	135			MHz
	Denduidle for 0.4 dD flateres	O-i 4)/0/0)/0/	V <sub>CC</sub> = ±15V		9		N41.1-
	Bandwidth for 0.1dB flatness	Gain = -1V/V or 2V/V	V <sub>CC</sub> = ±5V		9		MHz
	Full power bandwidth <sup>(1)</sup>	V <sub>CC</sub> = ±15V, V <sub>O(pp)</sub> = 20V			1.7		NAL I-
	Full power bandwidth*	V <sub>CC</sub> = ±5V, V <sub>O(pp)</sub> = 5V			5.7		MHz
SR	Slew rate				105		V/µs
		To 0.1% gain = 1\/\/	V <sub>CC</sub> = ±15V, 5V step		70		
4	Cattling time	To 0.1%, gain = -1V/V	V <sub>CC</sub> = ±5V, 2.5V step		55		no
t <sub>S</sub>	Settling time	To 0.040/ gain = .4\/\/	V <sub>CC</sub> = ±15V, 5V step		90		ns
		To 0.01%, gain = -1V/V	V <sub>CC</sub> = ±5V, 2.5V step		80		
AUDIO PE	ERFORMANCE						
			V <sub>CC</sub> = ±15V, V <sub>O</sub> = 3V <sub>RMS</sub>		-137		dB
TUDAN		Gain = 1V/V, $R_L = 2k\Omega$ , $f = 1kHz$ ,	V <sub>CC</sub> = ±15V, V <sub>O</sub> = 3V <sub>RMS</sub>	0.0	000014		%
		BW = 80kHz	$V_{CC} = \pm 5V$ , $V_{O} = 1V_{RMS}$		-130		dB
	Total harmonic distortion + noise		V <sub>CC</sub> = ±5V, V <sub>O</sub> = IV <sub>RMS</sub>	0	.00003		%
THD+N		Gain = 2V/V, $R_L = 2k\Omega$ , $f = 1kHz$ , $BW = 80kHz$	\\. = +15\\ \\. = 2\\.		-133		dB
			$V_{CC} = \pm 15V$ , $V_O = 3V_{RMS}$	0.0	000022		%
			$V_{CC} = \pm 5V$ , $V_O = 1V_{RMS}$		-124		dB
			VCC - ±3V, VO - IVRMS	0	.00006		%
		Gain = 1V/V, $R_L$ = $2k\Omega_{,}$ SMPTE/DIN two-tone, 4:1 (60Hz and 7kHz)	V <sub>CC</sub> = ±15V, V <sub>O</sub> = 3V <sub>RMS</sub>		-130		dB
			VCC - ±13V, VO - 3VRMS	0.0	000032		%
			$V_{CC} = \pm 5V$ , $V_{O} = 1V_{RMS}$		-126		dB
IMD	lukuma adalakia a diakadia a		VCC - ±3V, VO - IVRMS	0	.00005		%
IIVID	Intermodulation distortion		$V_{CC} = \pm 15V, V_{O} = 3V_{RMS}$		-126		dB
		Gain = $2V/V$ , $R_L = 2k\Omega$ , SMPTE/DIN two-tone, 4:1 (60Hz	VCC - ±13V, VO - 3VRMS	0	.00005		%
		and 7kHz)	$V_{CC} = \pm 5V$ , $V_{O} = 1V_{RMS}$		-120		dB
			VCC - 13V, VO - IVRMS		0.0001		%
NOISE AN	ND DISTORTION PERFORMANCE						
THD	Total harmonic distortion	Gain = $2V/V$ , $V_{CC} = \pm 5V$ or $\pm 15V$ , f	= 1MHz V <sub>O(pp)</sub> = 2V		-100		dBc
DC PERF	ORMANCE						
		$V_{CC} = \pm 15V, V_{O} = \pm 10V$	T <sub>A</sub> = 25°C	93	100		
	Open-loop gain	VCC - 113V, VO - 110V	T <sub>A</sub> = full range	92			dB
	Орен-юор даш	$V_{CC} = \pm 5V, V_{O} = \pm 2.5V$	T <sub>A</sub> = 25°C	92	98		uБ
		VCC - 10V, VO - 12.5V	T <sub>A</sub> = full range	91			
Vos	Input offset voltage	$V_{CC} = \pm 5V \text{ or } \pm 15V, T_A = 25^{\circ}C$			0.2	1	mV
	Offset voltage drift	$V_{CC}$ = ±5V or ±15V, $T_A$ = full range	9		1		μV/°C
I <sub>IB</sub>	Input bias current	$V_{CC} = \pm 5V \text{ or } \pm 15V$	T <sub>A</sub> = 25°C		9	20	μA
·10	input bias current	.00 200 01 2100	T <sub>A</sub> = full range			33	μ/ \
los	Input offset current	V <sub>CC</sub> = ±5V or ±15V	T <sub>A</sub> = 25°C		30	250	nA
Ios	pat onoot ourront	$T_A = \text{full range}$				400	101
	Input offset current drift	$V_{CC}$ = ±5V or ±15V, $T_A$ = full range	e		0.2	T	nA/°C



# 5.7 Electrical Characteristics - $R_L$ = $1k\Omega$ (続き)

at  $T_A$  = full range,  $V_{CC}$  = ±15V, and  $R_L$  = 1k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST C	MIN	TYP	MAX	UNIT	
INPUT C	HARACTERISTICS			'			
\/	Common-mode input voltage	V <sub>CC</sub> = ±15V		±13.8	±14.3		V
V <sub>ICR</sub>	range	V <sub>CC</sub> = ±5V		±3.8	±4.3		V
		\\ - \A5\\\\ - \A6\\\	T <sub>A</sub> = 25°C	85	104		
CMDD	0	$V_{CC} = \pm 15V$ , $V_{ICR} = \pm 12V$	T <sub>A</sub> = full range	80			dB
CMRR	Common-mode rejection ratio	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	T <sub>A</sub> = 25°C	90	106		ав
		$V_{CC}$ = ±5V, $V_{ICR}$ = ±2.5V	T <sub>A</sub> = full range	85			
	In and in an administration	Common-mode			10    1.2		MΩ    pF
	Input impedance	Differential-mode			6    1.8		kΩ    pF
ОИТРИТ	CHARACTERISTICS						
.,	O. da. da. alka ara arada a	V <sub>CC</sub> = ±15V		±13	±13.6		V
Vo	Output voltage swing	V <sub>CC</sub> = ±5V	±3.4	±3.8		V	
POWER	SUPPLY						
DODD	Danier and a significant and a	\\ \forall \( \sigma \) - \( \sigma \) \( \sigma \)	T <sub>A</sub> = 25°C	90	105		-ID
PSRR	Power-supply rejection ratio	$V_{CC} = \pm 5V \text{ or } \pm 15V$	T <sub>A</sub> = full range	85			dB


<sup>(1)</sup> Full power bandwidth = slew rate /  $[\pi V_{O(pp)}]$ .

10


Product Folder Links: OPA891 OPA2891




#### **5.8 Typical Characteristics**


















at  $T_A$  = 25°C,  $V_{CC}$  = ±15V, gain = +1V/V,  $R_L$  = 150 $\Omega$ , and  $R_F$  = 300 $\Omega$  (unless otherwise noted)



15


Product Folder Links: OPA891 OPA2891







at  $T_A$  = 25°C,  $V_{CC}$  = ±15V, gain = +1V/V,  $R_L$  = 150 $\Omega$ , and  $R_F$  = 300 $\Omega$  (unless otherwise noted)





Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17







# **6 Detailed Description**

#### 6.1 Overview

The OPAx891 is a high-speed operational amplifier configured in a voltage-feedback architecture. These amplifiers are built using a 36V, complementary bipolar process with NPN and PNP transistors that possess an  $f_T$  of several GHz. This configuration results in exceptionally high-performance amplifiers with wide bandwidth, high slew rate, fast settling time, and low distortion.

#### **6.2 Functional Block Diagrams**




図 6-1. OPA891: Single Channel




図 6-2. OPA2891: Dual Channel

19

Product Folder Links: OPA891 OPA2891




図 6-3. OPA891 Simplified Schematic

# **6.3 Feature Description**

#### 6.3.1 Offset Nulling

The OPAx891 have a very low input offset voltage for high-speed amplifiers. However, if additional correction is required, an offset nulling function is provided on the OPA891. To adjust the input offset voltage, place a potentiometer between pin 1 and pin 8 of the device, and tie the wiper to the negative supply. ☒ 6-4 shows this feature.




図 6-4. Offset Nulling Schematic

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBOSAI7



#### **6.4 Device Functional Modes**

The OPAx891 family has a single functional mode and can be used with both single-supply or split power-supply configurations. The power-supply voltage must be greater than 9V ( $\pm 4.5V$ ) and less than 36V ( $\pm 18V$ ).

21

Product Folder Links: OPA891 OPA2891

# 7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Application Information

#### 7.1.1 Driving a Capacitive Load

The OPAx891 are internally compensated to maximize bandwidth and slew-rate performance. To maintain stability, take additional precautions when driving capacitive loads with a high-performance amplifier. As a result of the internal compensation, significant capacitive loading directly on the output node decreases the device phase margin, and potentially lead to high-frequency ringing or oscillations. Therefore, for capacitive loads greater than 10pF, place an isolation resistor in series with the output of the amplifier.  $\boxtimes$  7-1 shows this configuration. For most applications, a minimum resistance of  $20\Omega$  is recommended. In  $75\Omega$  transmission systems, setting the series resistor value to  $75\Omega$  is a beneficial choice because this value isolates any capacitance loading and provides source impedance matching.




図 7-1. Driving a Capacitive Load

#### 7.1.2 Low-Pass Filter Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. Z 7-2 shows how the simplest way to accomplish this limiting is to place an RC filter at the noninverting pin of the amplifier.




図 7-2. Single-Pole Low-Pass Filter

$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \times \left(\frac{1}{1 + sR_1C_1}\right) \tag{1}$$

If more attenuation at higher frequencies is required, a multiple-pole filter is required.  $\boxtimes$  7-3 shows a common implementation of a second-order filter called a Sallen-Key filter. When designing this type of filter, choose an

Copyright © 2024 Texas Instruments Incorporated



amplifier with a bandwidth that is approximately an order of magnitude larger than the desired filter bandwidth. See Active Low-pass Filter Design for more detailed active-filter design information.

Assuming  $R_1 = R_2 = R$  and  $C_1 = C_2 = C$ , use  $\stackrel{\textstyle \star}{\not\sim} 2$  to set the bandwidth of the filter.

$$f_{3dB} = \frac{1}{2\pi RC} \tag{2}$$

The Q-factor of a filter controls the amount of peaking of the small-signal frequency response and the settling time of the pulse response. Set Q to 0.707 to provide a Butterworth response with a maximally-flat pass-band. Choose the ratio of  $R_F$  and  $R_G$  to obtain the desired Q value as shown in  $\not \equiv 3$ .




図 7-3. Two-Pole Low-Pass Sallen-Key Filter

23

Product Folder Links: OPA891 OPA2891

#### 7.2 Typical Application

This section demonstrates multiplexing several analog input signals to a high-performance driver amplifier that subsequently drives a single, high-resolution, high-speed successive-approximation-register (SAR) analog-to-digital converter (ADC). This example uses the ADS8411 and the TS5A3159 or TS5A3359 as the ADC and the multiplexer, respectively. This application uses the OPAx891 as the operational amplifier.

☑ 7-4 details how the example system consists of an ADC (ADS8411), a driving operational amplifier (OPA891), a multiplexer (TS5A3159), an ac source, a dc source, and two driving operational amplifiers.

The driving amplifiers OPA1 and OPA2 are shown as two OPA891 amplifiers. Alternatively, use a single OPA2891 to save on cost and board space. The purpose of these op-amps is to make the input sources present a low impedance to rest of the circuit. Additionally, to maintain signal fidelity, these operational amplifiers must have low noise and distortion. The third OPA891, labeled OPA3 in  $\boxtimes$  7-4, is used to maintain switching speed and drive the ADC. The passive band-pass filter before the ADC reduces unwanted noise.




図 7-4. Multiplexing Set-Up to Drive a High-Performance ADC

#### 7.2.1 Design Requirements

The objective is to design a multiplexed digitizer system with the dynamic performance shown in 表 7-1.

DEVICE SPE (MSPS)	DEVICE SPEED (MSPS) INPUT FREQUENCY (kHz)		SNR (dB)	THD (dB)	CROSSTALK (dB)		
2		20	> 84	< -90	< -110		
2		100	> 84	< -90	< -96		

表 7-1. Design Specifications

#### 7.2.2 Detailed Design Procedure

The ADS8411 is a 16-bit, 2MSPS analog-to-digital converter (ADC) with a 4V reference. The ADS8411 has a unipolar single-ended input and includes a 16-bit capacitor-based SAR ADC, with inherent sample and hold. The output is a 16-bit parallel interface.

The TS5A3159 is a single-pole, double-throw (SPDT) analog switch that is designed to operate from 1.65V to 5.5V. The TS5A3159 offers a low on state resistance and an excellent on resistance matching with the break-before-make feature to prevent signal distortion during the transfer of a signal from one channel to another. Additionally, the TS5A3159 provides excellent total harmonic distortion (THD) performance and consumes low power. The TS5A3359 is a single-pole, triple-throw (SP3T) version of the same switch.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

#### 7.2.2.1 Selection of Multiplexer

 $\boxtimes$  7-5 shows an equivalent circuit diagram of one of the channels of a multiplexer.  $C_S$  is the input capacitance of the channel;  $C_D$  is the output capacitance of the channel.  $R_{ON}$  is the resistance of the channel when the channel is turned ON.  $C_L$  and  $R_L$  are the load capacitance and resistance, respectively.  $V_{IN}$  is the input voltage of the source.  $R_S$  is the resistance of the source.  $V_{OUT}$  is the output voltage of the multiplexer.




図 7-5. Multiplexer Equivalent Circuit

Settling time is improved when the values of R<sub>S</sub>, R<sub>ON</sub>, C<sub>S</sub>, C<sub>D</sub>, and C<sub>L</sub> are small, and the value of R<sub>L</sub> is large.

For TS5A3159:

- $R_{ON} = 1\Omega$
- $C_S = C_D = 84pF$

Typical values for the extrinsic parameters are

- R<sub>S</sub> = 50Ω
- $C_L = 5pF$
- $R_L = 10k\Omega$
- T<sub>RC</sub> (time constant) = 8.65ns

For a 16-bit system, at least 18-bit settling is desired to minimize distortion from settling artifacts. For a 18-bit settling, the circuit response time required is  $(18 \times In2) \times T_{RC} = 108$ ns, which is less than 2MSPS sampling time of 500ns. If the settling time is more than the conversion time of the ADC, the output of the multiplexer does not settle to the required accuracy resulting in distortion.

One more important parameter to consider when selecting a multiplexer is the on-state resistance variation with voltage. This variation also affects distortion because  $R_{ON}$  and  $R_{L}$  act like a resistor divider circuit. Any variation of  $R_{ON}$  with voltage affects the output voltage.

#### 7.2.2.2 Signal Source

The input signal source must be a low-noise, low-distortion source with low source resistance. As discussed in the earlier section, the source resistance also must be small to avoid impacting settling time. If the source is not a low-noise and low-distortion source, a passive band-pass filter can be added to improve the signal quality as shown in  $\boxtimes$  7-4.

#### 7.2.2.3 Driving Amplifier

The driving operational amplifier (OPA3 in  $\boxtimes$  7-4) in this application must have good slew rate, bandwidth, low noise, and distortion. The input of the operational amplifier can result in a maximum step of 4V because of MUX switching. As a result, even if the signal bandwidth is low, the driving amplifier must settle from a 4V step within one ADC sampling frame to avoid signal distortion. In this example, the settling requirement due to the ADC selection is 500ns. The OPA891 is a good choice in this application due to the high slew rate and low distortion of this operational amplifier.

English Data Sheet: SBOSAI7


#### 7.2.2.4 Driving Amplifier Bandwidth Restriction

Restricting excess bandwidth use by including a passive RC filter before the ADC results in better SNR and THD. However, restricting the bandwidth too much results in a excessive operational amplifier settling time. If the amplifier output does not settle quick enough, some residual charges from the previous channel remain in the next sampling interval and appear as crosstalk. One approach to solve this settling issue is to reduce the throughput of the ADC. However, the high sample rate ADC is often selected to meet the need to acquire higher frequency signals, limiting the freedom to reduce the ADC throughput. Due to these tradeoffs, the choice of the filter capacitor becomes critical.  $\boxtimes$  7-6 and  $\boxtimes$  7-7 show SNR and crosstalk as a function of the filter capacitor.

☑ 7-8 shows input settling behavior with three different filter capacitor values. The value of the capacitor changes to filter bandwidth. As the filter bandwidth increases, the settling time improves as shown in 式 4.

Filter Bandwidth 
$$\cong \frac{1}{2\pi R_1 C_1}$$
 (4)

#### 7.2.3 Application Curves



### 7.3 Power Supply Recommendations

The OPAx891 family operates with a single supply or with dual supplies. Choose supplies that provide for the required headroom to supply rails as specified by the common-mode input range (CMIR). Operating from a single supply has numerous advantages. With the negative supply at ground, the dc errors due to the –PSRR term are minimized. Decouple supplies as close to the amplifier as possible with low inductance capacitors decoupled to ground. When operating on a board with high-speed digital signals, provide isolation between digital signal noise and the analog input pins. When using a ground plane, remove the ground plane close to input sensitive pins to reduce stray parasitics that adversely impact device performance. For split-supply operation, an optional supply decoupling capacitor across the two power supplies improves second harmonic distortion performance.

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the OPAx891, follow proper printed-circuit board (PCB), high-frequency design techniques. The following is a general set of guidelines. In addition, a OPAx891 evaluation board is available to use as a guide for layout or for evaluating the device performance.

- **Ground planes**—make sure that the ground plane used on the board provides all components with a low-inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize stray capacitance.
- **Proper power-supply decoupling**—use a 6.8µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor on each supply pin. Sharing the tantalum capacitor among several amplifiers is possible depending on the application, but always use a 0.1µF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1µF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inch (2.54mm) between the device power pins and the ceramic capacitors.
- Short trace runs or compact part placements—optimum high-frequency performance is achieved when stray series inductance has been minimized. To reduce stray series inductance, make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Focus attention on the inputs of the amplifier, keeping the trace lengths as short as possible. This layout helps to minimize stray capacitance at the input of the amplifier.
- **Sockets**—TI does not recommend sockets for high-speed operational amplifiers. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs and compact part placements—Improved high-frequency performance is achieved when stray series inductance is minimized. To reduce stray series inductance, the circuit layout must be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention must be provided to the inverting input of the amplifier. The length must be kept as short as possible. This design decision helps minimize stray capacitance at the input of the amplifier.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27


English Data Sheet: SBOSAI7

#### 7.4.1.1 General PowerPAD™ Integrated Circuit Package Design Considerations

The OPAx891 is available in a thermally-enhanced DGN package, which is a member of the PowerPAD™ integrated circuit package family. This package is constructed using a downset lead frame upon which the die is mounted [see ☑ 7-9(a) and ☑ 7-9(b)]. This arrangement results in the lead frame exposed as a thermal pad on the underside of the package [see ☑ 7-9(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD<sup>™</sup> integrated circuit package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are soldered), the thermal pad can be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat is conducted away from the package into a ground plane or other heat-dissipating device.

The PowerPAD™ integrated circuit package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of sinking heat.



Note: The thermal pad is electrically isolated from all pins in the package.

#### 図 7-9. Views of Thermally-enhanced DGN Package

Although there are many ways to properly dissipate heat in this device, the following steps show the recommended approach.




図 7-10. PowerPAD™ Integrated Circuit Package PCB Etch and Via Pattern

- 1. Prepare the PCB with a top-side etch pattern as shown in 🗵 7-10. There must be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes must be 13 mils (0.3302mm) in diameter. The reason to keep the holes small is to discourage solder wicking through the holes during reflow.
- 3. Additional vias can be placed anywhere along the thermal plane outside of the thermal pad area. This action helps dissipate the heat generated by the OPAx891 device. The additional vias can be of any diameter because wicking is not a concern outside of the thermal pad area.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the OPAx891 package must connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask must leave the pins of the package and the thermal pad area with the five holes exposed. The bottom-side solder mask must cover the five holes of the thermal pad area, which prevents solder from pulling away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and to all the device pins.
- 8. With these preparatory steps in place, the OPAx891 device is placed in position and run through the solder reflow operation as any standard surface-mount component.

Copyright © 2024 Texas Instruments Incorporated



#### 7.4.2 Layout Example




図 7-11. Layout Recommendations

29



### 8 Device and Documentation Support

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Noise Analysis for High-Speed Op Amps application note
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application note
- Texas Instruments, DEM-OPA-SO-1A Demonstration Fixture user's guide
- Texas Instruments, DEM-OPA-SO-2A Demonstration Fixture user's guide
- Texas Instruments, DEM-OPA-MSOP-2A Demonstration Fixture user's guide

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 8.4 Trademarks

PowerPAD<sup>™</sup> and テキサス・インスツルメンツ E2E<sup>™</sup> are trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# 

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



•	Changed gain from +2V/V to +1V/V in Typical Characteristics	11
•	Changed abscissa axis label of Figure 5-23, 20V Step Response, from 10ns/div to 100ns/div	11

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31

#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
OPA2891DGNR	Active	Production	HVSSOP (DGN)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2891
OPA2891DGNR.B	Active	Production	HVSSOP (DGN)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2891
OPA2891DR	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2891
OPA2891DR.B	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2891
OPA891DGNR	Active	Production	HVSSOP (DGN)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	O891
OPA891DGNR.B	Active	Production	HVSSOP (DGN)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	O891
OPA891DR	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	O891
OPA891DR.B	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	O891

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2891DGNR	HVSSOP	DGN	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2891DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA891DGNR	HVSSOP	DGN	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA891DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

 an anti-orioiotic are memiliar							
Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2891DGNR	HVSSOP	DGN	8	3000	353.0	353.0	32.0
OPA2891DR	SOIC	D	8	3000	353.0	353.0	32.0
OPA891DGNR	HVSSOP	DGN	8	3000	353.0	353.0	32.0
OPA891DR	SOIC	D	8	3000	353.0	353.0	32.0

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated