

## 1.1 nV/ $\sqrt{\text{Hz}}$ Noise, Low Power, Precision Operational Amplifier

Check for Samples: [OPA2211-HT](#)

### FEATURES

- Low Voltage Noise: 1.1 nV/ $\sqrt{\text{Hz}}$  at 1 kHz
- Input Voltage Noise:  
80 nV<sub>pp</sub> (0.1 Hz to 10 Hz)
- THD+N: –136dB (G = 1, f = 1 kHz)
- Offset Voltage: 350  $\mu\text{V}$  (max)
- Offset Voltage Drift: 0.35  $\mu\text{V}/^\circ\text{C}$  (typ)
- Low Supply Current: 6 mA/Ch (max)
- Unity-Gain Stable
- Gain Bandwidth Product:  
80 MHz (G = 100)  
45 MHz (G = 1)
- Slew Rate: 27 V/ $\mu\text{s}$
- 16-Bit Settling: 700 ns
- Wide Supply Range:  
 $\pm 2.25\text{ V}$  to  $\pm 18\text{ V}$ , 4.5 V to 36 V
- Rail-to-rail output
- Output current: 30 mA

### APPLICATIONS

- Down-Hole Drilling
- High Temperature Environments

### SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extreme ( $-55^\circ\text{C}/150^\circ\text{C}$ ) Temperature Range <sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- Texas Instruments high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.

(1) Custom temperature ranges available

### DESCRIPTION

The OPA2211 is a precision operational amplifier that achieves very low 1.1 nV/ $\sqrt{\text{Hz}}$  noise density with a supply current of only 3.6 mA. This device also offers rail-to-rail output swing, which maximizes dynamic range.

The extremely low voltage and low current noise, high speed, and wide output swing of the OPA2211 make this device an excellent choice as a loop filter amplifier in PLL applications.

In precision data acquisition applications, the OPA2211 provides 700-ns settling time to 16-bit accuracy throughout 10-V output swings. This ac performance, combined with only 240- $\mu\text{V}$  of offset and 0.35- $\mu\text{V}/^\circ\text{C}$  of drift over temperature, makes the OPA2211 ideal for driving high-precision 16-bit analog-to-digital converters (ADCs) or buffering the output of high-resolution digital-to-analog converters (DACs).


The OPA2211 is specified over a wide dual-power supply range of  $\pm 2.25\text{ V}$  to  $\pm 18\text{ V}$ , or for single-supply operation from 4.5 V to 36 V.

This op amp is specified from  $T_J = -55^\circ\text{C}$  to  $150^\circ\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

**Table 1. ORDERING INFORMATION<sup>(1)</sup>**

<b>T<sub>J</sub></b>	<b>PACKAGE</b>	<b>ORDERABLE PART NUMBER</b>	<b>TOP-SIDE MARKING</b>
–55°C to 150°C	PWP	OPA2211SPWP	OP2211S

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		<b>VALUE</b>	<b>UNIT</b>
Supply Voltage	$V_S = (V+) - (V-)$	40	V
Input Voltage		$(V-) - 0.5$ to $(V+) + 0.5$	V
Input Current (Any pin except power-supply pins)		±10	mA
Output Short-Circuit <sup>(2)</sup>		Continuous	
Storage Temperature, (T <sub>S</sub> )		–65 to +165	°C
Junction Temperature, (T <sub>J</sub> )		–55 to +165	°C
ESD Ratings	Human Body Model (HBM)	3000	V
	Charged Device Model (CDM)	1000	V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) Short-circuit to  $V_S/2$  (ground in symmetrical dual supply setups), one amplifier per package.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		OPA2211-HT	UNITS
		PWP	
		20 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	41.2	°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	21.4	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	23.9	
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	1.1	
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	23.7	
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	1.1	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.


(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

**PIN CONFIGURATION**

**ELECTRICAL CHARACTERISTICS:  $V_S = \pm 2.25V$  to  $\pm 18V$** 
**BOLDFACE** limits apply over the specified temperature range,  $T_J = -55^\circ\text{C}$  to  $+150^\circ\text{C}$ .

At  $T_J = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to midsupply,  $V_{CM} = V_{OUT} = \text{midsupply}$ , unless otherwise noted.

PARAMETER		CONDITIONS	Standard Grade OPA2211			UNIT
			MIN	TYP	MAX	
OFFSET VOLTAGE						
Input Offset Voltage	$V_{OS}$	$V_S = \pm 15V$		$\pm 50$	$\pm 175$	$\mu V$
Over Temperature					$\pm 350$	$\mu V$
Drift	$dV_{OS}/dT$			<b>0.35</b>		<b><math>\mu V/^{\circ}C</math></b>
vs Power Supply	PSRR	$V_S = \pm 2.25V$ to $\pm 18V$		0.1	1	$\mu V/V$
Over Temperature					<b>3</b>	<b><math>\mu V/V</math></b>
INPUT BIAS CURRENT						
Input Bias Current	$I_B$	$V_{CM} = 0V$		$\pm 60$	$\pm 215$	nA
Over Temperature					<b><math>\pm 350</math></b>	<b>nA</b>
Offset Current	$I_{OS}$	$V_{CM} = 0V$		$\pm 25$	$\pm 120$	nA
Over Temperature					<b><math>\pm 200</math></b>	<b>nA</b>
NOISE						
Input Voltage Noise	$e_n$	$f = 0.1Hz$ to $10Hz$		80		$nV_{PP}$
Input Voltage Noise Density		$f = 10Hz$		2		$nV/\sqrt{Hz}$
		$f = 100Hz$		1.4		$nV/\sqrt{Hz}$
		$f = 1kHz$		1.1		$nV/\sqrt{Hz}$
Input Current Noise Density	$i_n$	$f = 10Hz$		3.2		$pA/\sqrt{Hz}$
		$f = 1kHz$		1.7		$pA/\sqrt{Hz}$
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range <sup>(1)</sup>	$V_{CM}$	$V_S \geq \pm 5V$	$(V-) + 1.8$		$(V+) - 1.4$	V
		$V_S < \pm 5V$	$(V-) + 2$		$(V+) - 1.4$	V
Common-Mode Rejection Ratio	CMRR	$V_S \geq \pm 5V, (V-) + 2V \leq V_{CM} \leq (V+) - 2V$	<b>114</b>	<b>120</b>		<b>dB</b>
		$V_S < \pm 5V, (V-) + 2V \leq V_{CM} \leq (V+) - 2V$	<b>106</b>	<b>120</b>		<b>dB</b>
INPUT IMPEDANCE						
Differential				$20k \parallel 8$		$\Omega \parallel pF$
Common-Mode				$10^9 \parallel 2$		$\Omega \parallel pF$
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	$A_{OL}$	$(V-) + 0.2V \leq V_O \leq (V+) - 0.2V,$ $R_L = 10k\Omega$	<b>114</b>	<b>130</b>		<b>dB</b>
	$A_{OL}$	$(V-) + 0.6V \leq V_O \leq (V+) - 0.6V,$ $R_L = 600\Omega$	110	114		dB
Over Temperature	$A_{OL}$	$(V-) + 0.6V \leq V_O \leq (V+) - 0.6V,$ $I_O \leq 15mA$	<b>100</b>			<b>dB</b>
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	$G = 100$		80		MHz
		$G = 1$		45		MHz
Slew Rate	SR			27		V/ $\mu s$
Settling Time, 0.01%	$t_S$	$V_S = \pm 15V, G = -1, 10V$ Step, $C_L = 100pF$		400		ns
0.0015% (16-bit)		$V_S = \pm 15V, G = -1, 10V$ Step, $C_L = 100pF$		700		ns
Overload Recovery Time		$G = -10$		500		ns
Total Harmonic Distortion + Noise	THD+N	$G = +1, f = 1kHz,$ $V_O = 3V_{RMS}, R_L = 600\Omega$		0.000015		%
				-136		dB


(1) The OPA2211-HT is not intended to be used as a comparator due to its limited differential input range capability. Refer to the **INPUT PROTECTION** section of this data sheet.

**ELECTRICAL CHARACTERISTICS:  $V_S = \pm 2.25V$  to  $\pm 18V$  (continued)**

**BOLDFACE** limits apply over the specified temperature range,  $T_J = -55^\circ\text{C}$  to  $+150^\circ\text{C}$ .

At  $T_J = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to midsupply,  $V_{CM} = V_{OUT} = \text{midsupply}$ , unless otherwise noted.

PARAMETER	CONDITIONS	Standard Grade OPA2211			UNIT
		MIN	TYP	MAX	
<b>OUTPUT</b>					
Voltage Output	$V_{OUT}$	$(V-) + 0.2$		$(V+) - 0.2$	V
		$(V-) + 0.6$		$(V+) - 0.6$	V
		$(V-) + 0.6$		$(V+) - 0.6$	V
Short-Circuit Current	$I_{SC}$		+30/-45		mA
Capacitive Load Drive	$C_{LOAD}$	See <a href="#">Typical Characteristics</a>			pF
Open-Loop Output Impedance	$Z_O$		5		$\Omega$
	$f = 1\text{MHz}$				
<b>POWER SUPPLY</b>					
Specified Voltage	$V_S$	$\pm 2.25$		$\pm 18$	V
Quiescent Current (per channel)	$I_Q$		3.6	4.5	mA
Over Temperature				6	mA
<b>TEMPERATURE RANGE</b>					
Specified Range	$T_A$	-55		+150	$^\circ\text{C}$
Operating Range	$T_A$	-55		+150	$^\circ\text{C}$



- (1) See Datasheet for Absolute Maximum and Minimum Recommended Operating Conditions.
- (2) Silicon operating life design goal is 10 years at  $105^\circ\text{C}$  junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling and available qualification data.
- (4) Device is qualified for 1000 hour operation at  $150^\circ\text{C}$ . Device is functional at  $175^\circ\text{C}$ , but at reduced operating life.

**Figure 1. OPA2211-HT Wirebond Life Derating Chart**

## TYPICAL CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.



## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

**OFFSET VOLTAGE PRODUCTION DISTRIBUTION**




Figure 12.

**OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION**




Figure 13.

**$I_B$  AND  $I_{OS}$  CURRENT  
vs  
TEMPERATURE**




Figure 14.

**OFFSET VOLTAGE vs COMMON-MODE VOLTAGE**




Figure 15.

**$V_{OS}$  WARMUP**




Figure 16.

**INPUT OFFSET CURRENT vs SUPPLY VOLTAGE**




Figure 17.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

### INPUT OFFSET CURRENT vs COMMON-MODE VOLTAGE




Figure 18.

### INPUT BIAS CURRENT vs SUPPLY VOLTAGE




Figure 19.

### INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE




Figure 20.

### QUIESCENT CURRENT vs TEMPERATURE




Figure 21.

### QUIESCENT CURRENT vs SUPPLY VOLTAGE




Figure 22.

### NORMALIZED QUIESCENT CURRENT vs TIME




Figure 23.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

### SHORT-CIRCUIT CURRENT vs TEMPERATURE




Figure 24.

### SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 25.

### SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 26.

### SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 27.

### SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 28.




Figure 29.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

### LARGE-SIGNAL STEP RESPONSE




Figure 30.

### LARGE-SIGNAL STEP RESPONSE




Figure 31.

### LARGE-SIGNAL POSITIVE SETTLING TIME (10V<sub>PP</sub>, C<sub>L</sub> = 100pF)




Figure 32.

### LARGE-SIGNAL POSITIVE SETTLING TIME (10V<sub>PP</sub>, C<sub>L</sub> = 10pF)




Figure 33.

### LARGE-SIGNAL NEGATIVE SETTLING TIME (10V<sub>PP</sub>, C<sub>L</sub> = 100pF)




Figure 34.

### LARGE-SIGNAL NEGATIVE SETTLING TIME (10V<sub>PP</sub>, C<sub>L</sub> = 10pF)





Figure 35.

## TYPICAL CHARACTERISTICS (continued)


At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{V}$ , and  $R_L = 10\text{k}\Omega$ , unless otherwise noted.

### NEGATIVE OVERLOAD RECOVERY




Time (0.5μs/div)  
**Figure 36.**

### POSITIVE OVERLOAD RECOVERY




Time (0.5μs/div)  
**Figure 37.**

### OUTPUT VOLTAGE vs OUTPUT CURRENT



**Figure 38.**

### NO PHASE REVERSAL



**Figure 39.**

## APPLICATION INFORMATION


The OPA2211 is a unity-gain stable, precision op amp with very low noise. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1 $\mu$ F capacitors are adequate. [Figure 40](#) shows a simplified schematic of the OPA2211. This die uses a SiGe bipolar process and contains 180 transistors.

### OPERATING VOLTAGE

OPA2211 series op amps operate from  $\pm 2.25$ V to  $\pm 18$ V supplies while maintaining excellent performance. The OPA2211 series can operate with as little as +4.5V between the supplies and with up to +36V between the supplies. However, some applications do not require equal positive and

negative output voltage swing. With the OPA2211 series, power-supply voltages do not need to be equal. For example, the positive supply could be set to +25V with the negative supply at -5V or vice-versa.


The common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range,  $T_J = -55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ . Parameters that vary significantly with operating voltage or temperature are shown in the [Typical Characteristics](#).



**Figure 40. OPA2211 Simplified Schematic**

## INPUT PROTECTION


The input terminals of the OPA2211 are protected from excessive differential voltage with back-to-back diodes, as shown in [Figure 41](#). In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or  $G = 1$  circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect is illustrated in [Figure 31](#) of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the signal input current. This input series resistor degrades the low-noise performance of the OPA2211, and is discussed in the [Noise Performance](#) section of this data sheet. [Figure 41](#) shows an example implementing a current-limiting feedback resistor.



**Figure 41. Pulsed Operation**

## NOISE PERFORMANCE

[Figure 42](#) shows total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). Two different op amps are shown with total circuit noise calculated. The OPA2211 has very low voltage noise, making it ideal for low source impedances (less than 2kΩ). A similar precision op amp, the [OPA227](#), has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance (10kΩ to 100kΩ). Above 100kΩ, a FET-input op amp such as the [OPA132](#) (very low current noise) may provide improved performance. The equation in [Figure 42](#) is shown for the calculation of the total circuit noise. Note that  $e_n$  = voltage noise,  $i_n$  = current noise,  $R_S$  = source impedance,  $k$  = Boltzmann's constant =  $1.38 \times 10^{-23}$  J/K, and  $T$  is temperature in K.



**Figure 42. Noise Performance of the OPA2211 and OPA227 in Unity-Gain Buffer Configuration**

## BASIC NOISE CALCULATIONS

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in [Figure 42](#). The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

[Figure 42](#) depicts total noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.

illustrates both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

## TOTAL HARMONIC DISTORTION MEASUREMENTS

OPA2211 series op amps have excellent distortion characteristics. THD + Noise is below 0.0001% ( $G = +1$ ,  $V_O = 3V_{RMS}$ ) throughout the audio frequency range, 20Hz to 20kHz, with a 600Ω load.

The distortion produced by OPA2211 series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit illustrated in can be used to extend the measurement capabilities.

## ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. [Figure 43](#) illustrates the ESD circuits contained in the OPA2211 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

Op amp distortion can be considered an internal error source that can be referred to the input. shows a circuit that causes the op amp distortion to be 101 times greater than that normally produced by the op amp. The addition of  $R_3$  to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of 101, thus extending the resolution by 101. Note that the input signal and load applied to the op amp are the same as with conventional feedback without  $R_3$ . The value of  $R_3$  should be kept small to minimize its effect on the distortion measurements.


Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an Audio Precision System Two distortion/noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA2211 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit such as that illustrated in [Figure 43](#), the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.





(1)  $V_{IN} = +V_S + 500\text{mV}$ .

**Figure 43. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application**

Figure 43 depicts a specific example where the input voltage,  $V_{IN}$ , exceeds the positive supply voltage ( $+V_S$ ) by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If  $+V_S$  can sink the current, one of the upper input steering diodes conducts and directs current to  $+V_S$ . Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current,  $V_{IN}$  may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while  $+V_S$  and  $-V_S$  are applied. If this event happens, a

direct current path is established between the  $+V_S$  and  $-V_S$  supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies  $+V_S$  and/or  $-V_S$  are at 0V. Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2211SPWP	Active	Production	HTSSOP (PWP)   20	70   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 150	OP2211S

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


### OTHER QUALIFIED VERSIONS OF OPA2211-HT :

- Enhanced Product : [OPA2211-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA2211SPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

## GENERIC PACKAGE VIEW


**PWP 20**

**HTSSOP - 1.2 mm max height**

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224669/A



## PowerPAD™ TSSOP - 1.2 mm max height

Technical drawing of a 24-pin connector. The drawing includes three views: a top view, a side view, and a detail view (DETAIL A).

**Top View Dimensions:**

- Overall width: 6.6 TYP, 6.2
- Pin 1 Index Area: 6.6, 6.4, NOTE 3
- Pin pitch: 18X 0.65
- Pin 10 to Pin 20 distance: 2X 5.85
- Pin 10 to Pin 11 distance: 20X 0.30, 0.17
- Pin 10 to Pin 11 distance: 4.5, 4.3
- Pin 10 to Pin 11 distance: 2X 0.7 MAX, NOTE 5
- Pin 10 to Pin 11 distance: 2X 0.27 MAX, NOTE 5
- Pin 10 to Pin 11 distance: 3.64, 2.94
- Pin 10 to Pin 11 distance: 2.79, 2.24

**Side View Dimensions:**

- Seating Plane: 0.1
- Pin 10 to Pin 20 distance: 4X (0°-12°)

**Detail A (Typical):**

- Pin 10 to Pin 11 distance: 0.25
- Pin 10 to Pin 11 distance: 0.75, 0.50
- Pin 10 to Pin 11 distance: 1.2 MAX
- Pin 10 to Pin 11 distance: 0.15, 0.05
- Pin 10 to Pin 11 distance: 0°-8°

**Callouts:**

- PIN 1 INDEX AREA
- SEE DETAIL A
- THERMAL PAD
- SEATING PLANE
- DETAIL A TYPICAL

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT


PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4231145/A 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.12 X 4.07
0.125	2.79 X 3.64 (SHOWN)
0.15	2.55 X 3.32
0.175	2.36 X 3.08

4231145/A 08/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated