TEXAS INSTRUMENTS
OPA202, OPA2202, OPA4202
JAJSDY5E – OCTOBER 2017 – REVISED FEBRUARY 2020

# OPAx202 重い容量性負荷を駆動できる高精度、低ノイズ 36V オペアンプ

## 1 特長

- **高精度のスーパーベータ性能**
  - 低オフセット電圧:200µV (最大値)
  - 超低ドリフト:1µV/℃ (最大値)
- **優れた効率**
  - 静止電流:580µA (標準値)
  - ゲイン帯域幅積:1MHz
  - 低入力電圧ノイズ:9nV/√Hz
- **使いやすく、設計がシンプル**
  - 重い容量性負荷の駆動:25nF で 5µs のセトリング時間
  - 極めて高い入力インピーダンス:3000GΩ および 0.5pF
  - EMI 強化、熱、短絡保護
- **安定した性能**
  - 高い CMRR と $A_{OL}$:126dB (最小値)
  - 高い PSRR:126dB (最小値)
- **低バイアス電流**:2nA (最大値)
- **低ノイズ**:0.2µ$V_{PP}$ (0.1Hz～10Hz)
- **広い電源電圧範囲**:±2.25V～±18V
- OP-07およびOP-27の置き換え

## 2 アプリケーション

- データ・アクイジション (DAQ)
- 実験室およびフィールド用計測機器
- 商用ネットワークとサーバーの PSU (電源)
- マルチパラメータ患者モニタ
- ストリング・インバータ

## 3 概要

OPA202、OPA2202、OPA4202 (OPAx202) は、TI の業界最先端の高精度スーパーベータ相補性バイポーラ半導体プロセスで製造されたデバイス・ファミリです。このプロセスを使用すると、非常に低いフリッカー・ノイズ、低いオフセット電圧、低いオフセット電圧温度ドリフト、同相と電源変動に対する非常に優れた直線性が得られます。これらのデバイスは、DC 精度、重い容量性負荷の駆動、外部 EMI、熱、短絡に対する保護において非常に優れています。

消費電流は ±18V で 580µA です。OPAx202 は位相反転を起こさず、大きな容量性負荷でも安定に動作します。OPAx202 は、-40℃～+105℃の温度範囲で完全に動作が規定されています。

**製品情報(1)**

| 型番 | パッケージ | 本体サイズ(公称) |
|---|---|---|
| OPA202 | SOIC (8) | 4.90mm×3.91mm |
| | SOT-23 (5) | 2.90mm×1.60mm |
| | VSSOP (8) (プレビュー) | 3.00mm × 3.00mm |
| OPA2202 | VSSOP (8) | 3.00mm×3.00mm |
| OPA4202 | SOIC (14) | 8.65mm×3.91mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にあるパッケージ・オプションについての付録を参照してください。

**OPAx202 は大きな容量性負荷を直接駆動しても優れた性能を発揮**




英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

# 目次

**1** 特長 ... 1
**2** アプリケーション ... 1
**3** 概要 ... 1
**4** 改訂履歴 ... 2
**5** **Pin Configuration and Functions** ... 3
**6** **Specifications** ... 6
6.1 Absolute Maximum Ratings ... 6
6.2 ESD Ratings ... 6
6.3 Recommended Operating Conditions ... 6
6.4 Thermal Information: OPA202 ... 7
6.5 Thermal Information: OPA2202 ... 7
6.6 Thermal Information: OPA4202 ... 7
6.7 Electrical Characteristics ... 8
6.8 Typical Characteristics ... 10
6.9 Typical Characteristics ... 11
**7** **Detailed Description** ... 18
7.1 Overview ... 18
7.2 Functional Block Diagram ... 18
7.3 Feature Description ... 19
7.4 Device Functional Modes ... 25
**8** **Application and Implementation** ... 26
8.1 Application Information ... 26
8.2 Typical Application ... 28
**9** **Power Supply Recommendations** ... 29
**10** **Layout** ... 30
10.1 Layout Guidelines ... 30
10.2 Layout Example ... 30
**11** デバイスおよびドキュメントのサポート ... 31
11.1 デバイス・サポート ... 31
11.2 ドキュメントのサポート ... 31
11.3 関連リンク ... 32
11.4 ドキュメントの更新通知を受け取る方法 ... 32
11.5 サポート・リソース ... 32
11.6 商標 ... 32
11.7 静電気放電に関する注意事項 ... 32
11.8 Glossary ... 32
**12** メカニカル、パッケージ、および注文情報 ... 32

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

**Revision D (December 2019) から Revision E に変更** **Page**

- OPA202 の 8 ピン VSSOP (DGK) プレビュー・パッケージおよび関連情報をデータシートに 追加 ... 1

**Revision C (October 2018) から Revision D に変更** **Page**

- OPA2202 および OPA4202 を事前情報 (プレビュー) から量産データ (アクティブ) に 変更 ... 1

**Revision B (December 2018) から Revision C に変更** **Page**

- OPA2202 および OPA4202 プレビュー・デバイスおよび関連情報をデータシートに 追加 ... 1
- 削除 *Operating Voltage* section; redundant information ... 19

**Revision A (September 2018) から Revision B に変更** **Page**

- SOT-23 パッケージをプレビューから量産データに 変更 ... 1

**2017年10月発行のものから更新** **Page**

- SOT-23 パッケージのプレビュー情報を 追加 ... 1


Copyright © 2017–2020, Texas Instruments Incorporated

# 5 Pin Configuration and Functions

**OPA202 D, DGK(1) Packages**
**8-Pin SOIC and VSSOP**
**Top View**




**OPA202 DBV Package**
**5-Pin SOT-23**
**Top View**




(1) DGK package is preview.

**Pin Functions: OPA202**

| PIN | | | I/O | DESCRIPTION |
|---|---|---|---|---|
| NAME | NO. | | | |
| | D (SOIC) DGK (VSSOP) | DBV (SOT-23) | | |
| –IN | 2 | 4 | I | Inverting input |
| +IN | 3 | 3 | I | Noninverting input |
| NC | 1, 5, 8 | — | — | No internal connection (can be left floating) |
| OUT | 6 | 1 | O | Output |
| V– | 4 | 2 | — | Negative (lowest) power supply |
| V+ | 7 | 5 | — | Positive (highest) power supply |

Copyright © 2017–2020, Texas Instruments Incorporated

**OPA2202 DGK Package**
**8-Pin VSSOP**
**Top View**




Not to scale

## Pin Functions: OPA2202

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| –IN A | 2 | I | Inverting input channel A |
| +IN A | 3 | I | Noninverting input channel A |
| –IN B | 6 | I | Inverting input channel B |
| +IN B | 5 | I | Noninverting input channel B |
| OUT A | 1 | O | Output channel A |
| OUT B | 7 | O | Output channel B |
| V– | 4 | — | Negative supply |
| V+ | 8 | — | Positive supply |


Copyright © 2017–2020, Texas Instruments Incorporated

**OPA4202 D Package**
**14-Pin SOIC**
**Top View**




Not to scale

## Pin Functions: OPA4202

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| –IN A | 2 | I | Inverting input channel A |
| +IN A | 3 | I | Noninverting input channel A |
| –IN B | 6 | I | Inverting input channel B |
| +IN B | 5 | I | Noninverting input channel B |
| –IN C | 9 | I | Inverting input channel C |
| +IN C | 10 | I | Noninverting input channel C |
| –IN D | 13 | I | Inverting input channel D |
| +IN D | 12 | I | Noninverting input channel D |
| OUT A | 1 | O | Output channel A |
| OUT B | 7 | O | Output channel B |
| OUT C | 8 | O | Output channel C |
| OUT D | 14 | O | Output channel D |
| V– | 11 | — | Negative supply |
| V+ | 4 | — | Positive supply |

Copyright © 2017–2020, Texas Instruments Incorporated

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|---|---|---|---|---|---|
| Supply voltage, $V_S$ = (V+) – (V–) | Single-supply | | | 40 | V |
| | Dual-supply | | | ±20 | |
| Signal input pins | Voltage | Common-mode(2) | (V–) – 0.5 | (V+) + 0.5 | |
| | | Differential(3) | | ±0.5 | |
| | Current | | | ±10 | mA |
| Output short current(4) | | | Continuous | | |
| Operating temperature, $T_A$ | | | –40 | 125 | °C |
| Junction temperature, $T_J$ | | | | 125 | |
| Storage temperature, $T_{stg}$ | | | –65 | 150 | |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that swing more than 0.5 V beyond the supply rails must be current-limited to 10 mA or less.
(3) Input terminals are anti-parallel diode-clamped to each other. Input signals that cause differential voltages of swing more than ± 0.5 V must be current-limited to 10 mA or less.
(4) Short-circuit to ground, one amplifier per package.

## 6.2 ESD Ratings

| | | | VALUE | UNIT |
|---|---|---|---|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±2500 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101(2) | ±1000 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|---|---|---|---|---|---|---|
| $V_S$ | Supply voltage, [ (V+) – (V–) ] | Single-supply | 4.5 | | 36 | V |
| | | Dual-supply | ±2.25 | | ±18 | |
| $T_A$ | Specified temperature | | –40 | | 105 | °C |


Copyright © 2017–2020, Texas Instruments Incorporated

## 6.4 Thermal Information: OPA202

| THERMAL METRIC(1) | | OPA202 | | | UNIT |
|---|---|---|---|---|---|
| | | D (SOIC) | DGK (VSSOP) | DBV (SOT-23) | |
| | | 8 PINS | 8 PINS | 5 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 136 | 176.7 | 206.0 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 74 | 63.9 | 121.8 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 62 | 99.4 | 65.9 | °C/W |
| $\Psi_{JT}$ | Junction-to-top characterization parameter | 19.7 | 8.8 | 39.0 | °C/W |
| $\Psi_{JB}$ | Junction-to-board characterization parameter | 54.8 | 97.6 | 65.6 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Thermal Information: OPA2202

| THERMAL METRIC(1) | | OPA2202 | UNIT |
|---|---|---|---|
| | | DGK (VSSOP) | |
| | | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 180.1 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 68.3 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 101.4 | °C/W |
| $\Psi_{JT}$ | Junction-to-top characterization parameter | 10.5 | °C/W |
| $\Psi_{JB}$ | Junction-to-board characterization parameter | 99.8 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.6 Thermal Information: OPA4202

| THERMAL METRIC(1) | | OPA4202 | UNIT |
|---|---|---|---|
| | | D (SOIC) | |
| | | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 87.9 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 42.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 44.6 | °C/W |
| $\Psi_{JT}$ | Junction-to-top characterization parameter | 8.9 | °C/W |
| $\Psi_{JB}$ | Junction-to-board characterization parameter | 44.1 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2017–2020, Texas Instruments Incorporated

## 6.7 Electrical Characteristics

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, and $V_{OUT}$ = $V_S$ / 2, $R_L$ = 10 kΩ connected to $V_S$ / 2 (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| **OFFSET VOLTAGE** | | | | | | | |
| $V_{OS}$ | Input offset voltage | $V_S$ = ±18 V | | | ±20 | ±200 | µV |
| | | $V_S$ = ±18 V, $T_A$ = –40°C to +105°C | | | | ±250 | |
| $dV_{OS}/dT$ | Input offset voltage drift | OPA202, OPA4202ID | $T_A$ = –40°C to +105°C | | ±0.5 | ±1 | µV/°C |
| | | OPA2202IDGK | $T_A$ = –40°C to +105°C | | ±0.5 | ±1.5 | µV/°C |
| PSRR | Input offset voltage versus power supply | $V_S$ = ±2.25 V to ±18 V | | | ±0.1 | ±0.5 | µV/V |
| | | $V_S$ = ±2.25 V to ±18 V, $T_A$ = –40°C to +105°C | | | | ±0.5 | |
| **INPUT BIAS CURRENT** | | | | | | | |
| $I_B$ | Input bias current | | | | ±0.25 | ±2 | nA |
| | | $T_A$ = –40°C to +105°C | | | | ±2.1 | |
| $I_{OS}$ | Input offset current | OPA202 | | | ±15 | ±150 | pA |
| | | | $T_A$ = –40°C to +105°C | | | ±700 | |
| | | OPA2202IDGK, OPA4202ID | | | ±25 | ±250 | |
| | | | $T_A$ = –40°C to +105°C | | | ±700 | |
| **NOISE** | | | | | | | |
| | Input voltage noise | f = 0.1 Hz to 10 Hz | | | 0.2 | | $µV_{PP}$ |
| | | | | | 0.03 | | $µV_{RMS}$ |
| $e_n$ | Input voltage noise density | f = 10 Hz | | | 9.5 | | nV/√Hz |
| | | f = 100 Hz | | | 9.1 | | |
| | | f = 1 kHz | | | 9 | | |
| $i_n$ | Input current noise | f = 1 kHz | | | 0.076 | | pA/√Hz |
| **INPUT VOLTAGE RANGE** | | | | | | | |
| $V_{CM}$ | Common-mode voltage range | | | (V–) + 1.5 | | (V+) – 1.5 | V |
| CMRR | Common-mode rejection ratio | $V_S$ = ±2.25 V | (V–) + 1.5 V < $V_{CM}$ < (V+) – 1.5 V | 114 | 131 | | dB |
| | | | (V–) + 1.5 V < $V_{CM}$ < (V+) – 1.5 V, $T_A$ = –40°C to +105°C | 114 | | | |
| | | $V_S$ = ±18 V | (V–) + 1.5 V < $V_{CM}$ < (V+) – 1.5 V | 126 | 148 | | |
| | | | (V–) + 1.5 V < $V_{CM}$ < (V+) – 1.5 V, $T_A$ = –40°C to +105°C | 119 | | | |
| **INPUT CAPACITANCE** | | | | | | | |
| | Differential | | | | 10 \|\| 3.3 | | MΩ \|\| pF |
| | Common-mode | | | | 3 \|\| 0.5 | | TΩ \|\| pF |
| **OPEN-LOOP GAIN** | | | | | | | |
| $A_{OL}$ | Open-loop voltage gain | $V_S$ = ±2.25 V | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 10 kΩ | 120 | 135 | | dB |
| | | | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 10 kΩ, $T_A$ = –40°C to +105°C | 119 | | | |
| | | $V_S$ = ±18 V | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 10 kΩ | 126 | 150 | | |
| | | | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 10 kΩ, $T_A$ = –40°C to +105°C | 126 | | | |
| | | $V_S$ = ±2.25 V | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 2 kΩ | 120 | 133 | | |
| | | | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 2 kΩ, $T_A$ = –40°C to +105°C | 119 | | | |
| | | $V_S$ = ±18 V | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 2 kΩ | 126 | 150 | | |
| | | | (V–) + 1.25 V ≤ $V_O$ ≤ (V+) – 1.25 V, $R_L$ = 2 kΩ, $T_A$ = –40°C to +105°C | 126 | | | |


Copyright © 2017–2020, Texas Instruments Incorporated

## Electrical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, and $V_{OUT}$ = $V_S$ / 2, $R_L$ = 10 kΩ connected to $V_S$ / 2 (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| **FREQUENCY RESPONSE** | | | | | | | |
| GBW | Gain-bandwidth product | | | | 1 | | MHz |
| SR | Slew rate | 10-V step, G = 1 | | | 0.35 | | V/µs |
| $t_S$ | Settling time | To 0.1%, 10-V step , G = 1 | | | 30 | | µs |
| | | To 0.01%, 10-V step , G = 1 | | | 32 | | |
| | Overload recovery time | $V_{IN}$ × gain > $V_S$ | | | 4 | | µs |
| THD+N | Total harmonic distortion + noise | $V_O$ = 3 $V_{RMS}$, G = 1, f = 1 kHz, $R_L$ = 10 kΩ | | | 0.0002% | | |
| **OUTPUT** | | | | | | | |
| | Voltage output swing from rail | $V_S$ = ±18 V | $T_A$ = 25°C, No Load | | 650 | 750 | mV |
| | | | $T_A$ = 25°C, $R_L$ = 10 kΩ | | 800 | 900 | |
| | | | $T_A$ = 25°C, $R_L$ = 2 kΩ | | 1.05 | 1.15 | V |
| | | | $T_A$ = –40°C to +105°C, $R_L$ = 10 kΩ | | | 1 | |
| | | | $A_{OL}$ > 120 dB, $R_L$ = 10 kΩ | | | 1.05 | |
| | | | $A_{OL}$ > 120 dB, $R_L$ = 2 kΩ | | | 1.25 | |
| $I_{SC}$ | Short-circuit current | Sinking | | | 35 | | mA |
| | | Sourcing | | | 35 | | |
| $C_{LOAD}$ | Capacitive load drive | | | | 図 28 | | |
| $Z_O$ | Open-loop output impedance | $I_O$ = 0 mA, f = 1 MHz; see 図 27 | | | 50 | | Ω |
| **POWER SUPPLY** | | | | | | | |
| $I_Q$ | Quiescent current per amplifier | $I_O$ = 0 mA | | | 580 | 800 | µA |
| | | $I_O$ = 0 mA, $T_A$ = –40°C to +105°C | | | | 900 | |

Copyright © 2017–2020, Texas Instruments Incorporated

## 6.8 Typical Characteristics

**表 1. Table of Graphs**

| DESCRIPTION | FIGURE |
|---|---|
| Offset Voltage Production Distribution | 図 1 |
| Offset Voltage Drift Distribution From –40°C to +105°C | 図 2 |
| Input Bias Current Production Distribution | 図 3 |
| Input Offset Current Production Distribution | 図 4 |
| Offset Voltage vs Temperature | 図 5 |
| Offset Voltage vs Common-Mode Voltage | 図 6 |
| Offset Voltage vs Supply Voltage | 図 7 |
| Open-Loop Gain and Phase vs Frequency | 図 8 |
| Closed-Loop Gain vs Frequency | 図 9 |
| Input Bias Current vs Common-Mode Voltage | 図 10 |
| Input Bias Current and Offset vs Temperature | 図 11 |
| Output Voltage Swing vs Output Current | 図 12 |
| Output Voltage Swing vs Output Current (Sourcing) | 図 13 |
| Output Voltage Swing vs Output Current (Sinking) | 図 14 |
| CMRR and PSRR vs Frequency | 図 15 |
| CMRR vs Temperature | 図 16 |
| PSRR vs Temperature | 図 17 |
| 0.1-Hz to 10-Hz Voltage Noise | 図 18 |
| Input Voltage Noise Spectral Density vs Frequency | 図 19 |
| THD+N Ratio vs Frequency | 図 20 |
| THD+N vs Output Amplitude | 図 21 |
| Quiescent Current vs Supply Voltage | 図 22 |
| Quiescent Current vs Temperature | 図 23 |
| Open-Loop Gain vs Temperature (10-kΩ) | 図 24 |
| Open-Loop Gain vs Output Voltage Swing to Supply | 図 25, 図 26 |
| Open-Loop Output Impedance vs Frequency | 図 27 |
| Small-Signal Overshoot vs Capacitive Load (10-mV Step) | 図 28 |
| No Phase Reversal | 図 29 |
| Positive Overload Recovery | 図 30 |
| Negative Overload Recovery | 図 31 |
| Small-Signal Step Response (10-mV Step) | 図 32, 図 33 |
| Large-Signal Step Response (10-V Step) | 図 34, 図 35 |
| Settling Time (10-V Step) | 図 36 |
| Short-Circuit Current vs Temperature | 図 37 |
| Maximum Output Voltage vs Frequency | 図 38 |
| EMIRR vs Frequency | 図 39 |


Copyright © 2017–2020, Texas Instruments Incorporated

## 6.9 Typical Characteristics

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




µ = –3.56 µV σ = 32.09 µV N = 252

**図 1. Offset Voltage Production Distribution**




µ = –18.23 nV/°C σ = 177.41 nV/°C N = 252
$T_A$ = –40°C to +105°C

**図 2. Offset Voltage Drift Distribution**




$\mu_{-IN}$ = 112.335 pA $\sigma_{-IN}$ = 154.946 pA N = 90
$\mu_{+IN}$ = 112.448 pA $\sigma_{+IN}$ = 152.739 pA

**図 3. Input Bias Current Production Distribution**




µ = 0.112 pA σ = 15.023 pA N = 90

**図 4. Input Offset Current Production Distribution**




5 typical units

**図 5. Offset Voltage vs Temperature**




5 typical units

**図 6. Offset Voltage vs Common-Mode Voltage**

Copyright © 2017–2020, Texas Instruments Incorporated

## Typical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




**図 7. Offset Voltage vs Supply Voltage**




**図 8. Open-Loop Gain and Phase vs Frequency**




**図 9. Closed-Loop Gain vs Frequency**




**図 10. Input Bias Current vs Common-Mode Voltage**




**図 11. Input Bias Current and Offset vs Temperature**




**図 12. Output Voltage Swing vs Output Current**


Copyright © 2017–2020, Texas Instruments Incorporated

## Typical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




**図 13. Output Voltage Swing vs Output Current (Sourcing)**




**図 14. Output Voltage Swing vs Output Current (Sinking)**




**図 15. CMRR and PSRR vs Frequency**




**図 16. CMRR vs Temperature**




**図 17. PSRR vs Temperature**




**図 18. 0.1-Hz to 10-Hz Voltage Noise**

Copyright © 2017–2020, Texas Instruments Incorporated

## Typical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




図 19. Input Voltage Noise Spectral Density vs Frequency




$V_{OUT}$ = 3.5 $V_{RMS}$ BW = 90 kHz

図 20. THD+N Ratio vs Frequency




f = 1 kHz BW = 90 kHz

図 21. THD+N vs Output Amplitude




図 22. Quiescent Current vs Supply Voltage




図 23. Quiescent Current vs Temperature




図 24. Open-Loop Gain vs Temperature (With 10-kΩ Load)


Copyright © 2017–2020, Texas Instruments Incorporated

## Typical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




$V_S$ = ±18 V

**図 25. Open-Loop Gain vs Output Voltage Swing to Supply**




$V_S$ = ±2.25 V

**図 26. Open-Loop Gain vs Output Voltage Swing to Supply**




Unity-gain bandwidth = 1 MHz

**図 27. Open-Loop Output Impedance vs Frequency**




10-mV step

**図 28. Small-Signal Overshoot vs Capacitive Load**




**図 29. No Phase Reversal**




**図 30. Positive Overload Recovery**

## Typical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




図 31. Negative Overload Recovery




G = +1

図 32. Small-Signal Step Response (10-mV Step)




G = –1

図 33. Small-Signal Step Response (10-mV Step)




G = –1 10-V step

図 34. Large-Signal Step Response




G = +1 10-V step

図 35. Large-Signal Step Response




10-V step

図 36. Settling Time


Copyright © 2017–2020, Texas Instruments Incorporated

## Typical Characteristics (continued)

at $T_A$ = 25°C, $V_S$ = ±18 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)




**図 37. Short-Circuit Current vs Temperature**




**図 38. Maximum Output Voltage Amplitude vs Frequency**




$P_{RF}$ = –10 dBm

**図 39. EMIRR vs Frequency**

# 7 Detailed Description

## 7.1 Overview

The OPA202, OPA2202, and OPA4202 (OPAx202) family of devices is a series of low-power, super-beta, bipolar junction transistor (super-β BJT), input amplifiers that features superior drift performance and low input bias current. The low output impedance and heavy capacitive load drive abilities allow designers to interface to modern, fast-acquisition, precision analog-to-digital converters (ADCs) and buffer precision voltage references and drive power supply decoupling capacitors. The OPAx202 achieve a 1-MHz gain-bandwidth product and a 0.35-V/μs slew rate, and consumes only 580 μA (typical) of quiescent current, making the devices a great choice for low-power applications. These devices operate on a single 4.5-V to 36-V supply, or dual ±2.25-V to ±18-V supplies.

All versions are fully specified from –40°C to +105°C for use in the most challenging environments. The single-channel OPA202 is available in 8-pin SOIC, 8-pin VSSOP, and 5-pin SOT-23 packages. The dual-channel OPA2202 is available in an 8-pin VSSOP package. The quad-channel OPA4202 is available in a 14-pin SOIC package.

The *Functional Block Diagram* shows the simplified diagram of the OPAx202.

## 7.2 Functional Block Diagram




Copyright © 2017, Texas Instruments Incorporated


Copyright © 2017–2020, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Capacitive Load and Stability

The dynamic characteristics of the OPAx202 are optimized for commonly encountered gains, loads, and operating conditions. The OPAx202 feature a patented output stage capable of driving large capacitive loads. In a unity-gain configuration, the series is capable of directly driving to 25 nF of pure capacitive load. Increase the gain to enhance the ability of the devices to drive greater capacitive loads. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation.

The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier, and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. Add a small resistor ($R_{OUT}$ equal to 50 Ω, for example) in series with the output to achieve isolation. 図 40 shows the effects on small-signal overshoot for several capacitive loads and combinations of isolation resistance. See the *Feedback Plots Define Op Amp AC Performance* application bulletin for details of analysis techniques and application circuits, available for download from the www.TI.com. By using isolation resistors, driving capacitive loads of 100 nF and beyond is possible.




**図 40. Small-Signal Overshoot vs Capacitive Load (10-mV Output Step)**

Copyright © 2017–2020, Texas Instruments Incorporated

## Feature Description (continued)

For additional drive capability in unity-gain configurations, insert a small (10 Ω to 20 Ω) resistor ($R_{ISO}$) in series with the output to improve capacitive load drive, as shown in 図 41. This resistor reduces ringing and maintains dc performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, which introduces a gain error at the output and reduces the output swing. The error is proportional to the ratio $R_{ISO}$ / $R_L$, and is generally negligible at low output levels. A high capacitive load drive makes the OPAx202 a great choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in 図 41 uses an isolation resistor ($R_{ISO}$) to stabilize the output of an op amp. $R_{ISO}$ modifies the open-loop gain of the system for increased phase margin. 表 2 lists the results using the OPAx202. For additional information on techniques to optimize and design using this circuit, TI Precision Design TIPD128 details complete design goals, simulation, and test results.




**図 41. Extending Capacitive Load Drive With the OPAx202**

**表 2. OPAx202 Capacitive Load Drive Solution Using Isolation Resistor Measured Results**

| PARAMETER | MEASURED OVERSHOOT (%) | | | | | |
|---|---|---|---|---|---|---|
| | INVERTING CONFIGURATION | | | NONINVERTING CONFIGURATION | | |
| $C_{LOAD}$ (pF) | $R_{ISO}$ = 0 Ω | $R_{ISO}$ = 25 Ω | $R_{ISO}$ = 50 Ω | $R_{ISO}$ = 0 Ω | $R_{ISO}$ = 25 Ω | $R_{ISO}$ = 50 Ω |
| 31 | 8.6 | 6.6 | 6.6 | 9.3 | 9 | 9.4 |
| 251 | 6.7 | 6.4 | 6.7 | 8.9 | 8.9 | 8.9 |
| 421 | 6.4 | 6.3 | 6.6 | 8.8 | 8.8 | 8.7 |
| 641 | 6.7 | 6.3 | 6.5 | 8.1 | 8.8 | 8.5 |
| 1079 | 6.1 | 6.1 | 6.4 | 8.6 | 8.7 | 9.8 |
| 1539 | 6.4 | 6.3 | 6.1 | 8.9 | 10.3 | 10.1 |
| 2579 | 6.1 | 6.3 | 6.9 | 16 | 13.3 | 12 |
| 3949 | 8.1 | 7.9 | 8.3 | 25 | 16 | 14.1 |
| 6269 | 14.9 | 10.8 | 9.9 | 33.1 | 18.1 | 14.5 |
| 10139 | 21.8 | 13.5 | 10.8 | 40.2 | 19.1 | 15.4 |
| 15729 | 29.4 | 15.2 | 11.6 | 46.2 | 19.6 | 14.5 |
| 25069 | 37 | 16.5 | 12.3 | 52.6 | 19.2 | 13.9 |

For step-by-step design procedure, circuit schematics, bill of materials, printed circuit board (PCB) files, simulation results, and test results, see TIPD128, *Capacitive Load Drive Solution Using an Isolation Resistor* verified reference design.


Copyright © 2017–2020, Texas Instruments Incorporated

### 7.3.2 Output Current Limit

The output current of the OPAx202 is limited by internal circuitry to ±35 mA (sinking or sourcing) to protect the device if the output is accidentally shorted. This short-circuit current depends on temperature, as 図 37 shows.

### 7.3.3 Noise Performance

図 42 shows the total circuit noise for varying source impedances with the operational amplifier in a unity-gain configuration (with no feedback resistor network and therefore no additional noise contributions). The OPAx202 and OPA211 are shown with total circuit noise calculated. The op amp itself contributes a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise dominates. The OPAx202 have both low voltage noise and low current noise because of the super-beta bipolar junction transistor (super-β BJT) input of the op amp. As a result, the current noise contribution of the OPAx202 is negligible for most practical source impedances, which makes the series the better choice for applications with high source impedance.

The equation in 図 42 shows the calculation of the total circuit noise with these parameters:

- $e_n$ = voltage noise
- $I_n$ = current noise
- $R_S$ = source impedance
- k = Boltzmann's constant = $1.38 \times 10^{-23}$ J/K
- T = temperature in kelvins (K)

For more details on calculating noise, see *Basic Noise Calculations*.




NOTE: For source resistances ($R_S$) greater than 6 kΩ, the OPAx202 is a lower-noise option compared to the OPA211, as shown in 図 42.

**図 42. Noise Performance of the OPAx202 vs the OPA211 in a Unity-Gain Buffer Configuration**

Copyright © 2017–2020, Texas Instruments Incorporated

### 7.3.4 Phase-Reversal Protection

The OPAx202 family has internal phase-reversal protection. Many FET- and bipolar-input op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input circuitry of the OPAx202 prevents phase reversal with excessive common-mode voltage; instead, the output limits into the appropriate rail (see 図 29).

### 7.3.5 Thermal Protection

The OPAx202 family of op amps is capable of driving 2-kΩ loads with power-supply voltages of up to ±18 V across the specified temperature range. In a single-supply configuration, where the load is connected to the negative supply voltage, the minimum load resistance is 1.1 kΩ at a supply voltage of 36 V. For lower supply voltages (either single-supply or symmetrical supplies), a lower load resistance may be used as long as the output current does not exceed 35 mA; otherwise, the device short-circuit current protection circuit may activate.

Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPAx202 devices improves heat dissipation. Printed-circuit-board (PCB) layout helps reduce a possible increase in junction temperature. Wide copper traces help dissipate the heat by acting as an additional heat sink. An increase in temperature is further minimized by soldering the devices directly to the PCB rather than using a socket.

Although the output current is limited by internal protection circuitry, accidental shorting of one or more output channels of a device can result in excessive heating. For instance, when an output is shorted to midsupply, the typical short-circuit current of 35 mA leads to an internal power dissipation of over 600 mW at a supply of ±18 V.

To prevent excessive heating, the OPAx202 have an internal thermal shutdown circuit that shuts down the device if the die temperature exceeds approximately 135°C. When this thermal shutdown circuit activates, a built-in hysteresis of 10°C makes sure that the die temperature drops to approximately 125°C before the device switches on again. Additional consideration must be given to the combination of maximum operating voltage, maximum operating temperature, load, and package type.

### 7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event. See 図 43 for an illustration of the ESD circuits contained in the OPAx202 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as the pulse discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to protect the core from damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPAx202 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (such as the one 図 43 shows), the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some of the internal ESD protection circuits may be biased on and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.


Copyright © 2017–2020, Texas Instruments Incorporated

図 43 shows a specific example where the input voltage, $V_{IN}$, exceeds the positive supply voltage ($+V_S$) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher $V_{IN}$. As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, $V_{IN}$ may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ or $–V_S$ are at 0 V.

It depends on the supply characteristic while at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source through the current steering diodes. This state is not a normal bias condition; the amplifier most likely does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is an uncertainty about the ability of the supply to absorb this current, external Zener diodes may be added to the supply pins as shown in 図 43. The Zener voltage must be selected such that the diode does not turn on during normal operation.

However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin rises above the safe operating supply voltage level.




Copyright © 2017, Texas Instruments Incorporated

(1) $V_{IN} = +V_S + 500$ mV.

(2) TVS: $+V_{S(max)} > V_{TVSBR\ (Min)} > +V_S$

(3) Suggested value is approximately 5 kΩ in overvoltage conditions.

**図 43. Equivalent Internal ESD Circuitry in a Typical Application Circuit**

### 7.3.7 EMI Rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. An op amp that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR is performed in many ways, but this section provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the op amp. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit matching EMIRR performance
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.

High-frequency signals conducted or radiated to any pin of the operational amplifier may result in adverse effects, as the amplifier does not have sufficient loop gain to correct for signals with spectral content outside the bandwidth. Conducted or radiated EMI on inputs, power supply, or output may result in unexpected DC offsets, transient voltages, or other unknown behavior. Take care to properly shield and isolate sensitive analog nodes from noisy radio signals and digital clocks and interfaces. shows the effect of conducted EMI to the power supplies on the input offset voltage of OPAx202.

The EMIRR IN+ of the OPAx202 is plotted versus frequency, as shown in 図 44. If available, any dual and quad op-amp device versions have similar EMIRR IN+ performance. The OPAx202 unity-gain bandwidth is 1 MHz. EMIRR performance less than this frequency denotes interfering signals that fall within the op-amp bandwidth.

See the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download from www.ti.com.




**図 44. OPAx202 EMIRR IN+**


Copyright © 2017–2020, Texas Instruments Incorporated

表 3 lists the EMIRR IN+ values for the OPAx202 at particular frequencies commonly encountered in real-world applications. 表 3 lists applications that may be centered on or operated near the particular frequency shown. This information may be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

**表 3. OPAx202 EMIRR IN+ for Frequencies of Interest**

| FREQUENCY | APPLICATION OR ALLOCATION | EMIRR IN+ |
|---|---|---|
| 400 MHz | Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications | 41 dB |
| 900 MHz | Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications | 47 dB |
| 1.8 GHz | GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz) | 54 dB |
| 2.4 GHz | 802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz) | 67 dB |
| 3.6 GHz | Radiolocation, aero communication and navigation, satellite, mobile, S-band | 67 dB |
| 5 GHz | 802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz) | 81 dB |

### 7.3.8 EMIRR +IN Test Configuration

図 45 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the op amp noninverting input pin using a transmission line. The op amp is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the op amp input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting DC offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that may interfere with multimeter accuracy.




**図 45. EMIRR +IN Test Configuration**

## 7.4 Device Functional Modes

The OPAx202 have a single functional mode and are operational when the power-supply voltage is greater than 4.5 V (±2.25 V). The maximum power supply voltage for the OPAx202 is 36 V (±18 V).

Copyright © 2017–2020, Texas Instruments Incorporated

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The OPA202, OPA2202, and OPA4202 (OPAx202) are unity-gain stable operational amplifiers with low noise, low input bias current, and low input offset voltage. Applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Designers can use the low output impedance and heavy capacitive load drive abilities to interface to modern, fast-acquisition, precision analog-to-digital converters (ADCs) and buffer precision voltage references and drive power supply decoupling capacitors.

### 8.1.1 Basic Noise Calculations

Low-noise circuit design requires careful analysis of all noise sources. External noise sources dominates in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. 図 42 shows this function. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

図 46 shows noninverting **(A)** and inverting **(B)** op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors contribute noise. Typically, the current noise of the op amp reacts with the feedback resistors to create additional noise components. However, the extremely low current noise of the OPAx202 means that the current noise contribution is neglected.

The feedback resistor values are typically selected to make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.


Copyright © 2017–2020, Texas Instruments Incorporated

## Application Information (continued)

**(A) Noise in Noninverting Gain Configuration**




Noise at the output is given as $E_O$, where

$$(1)\quad E_O = \left(1 + \frac{R_2}{R_1}\right) \cdot \sqrt{(e_S)^2 + (e_N)^2 + \left(e_{R_1 \| R_2}\right)^2 + (i_N \cdot R_S)^2 + \left(i_N \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]\right)^2} \quad [\,V_{RMS}\,]$$

$$(2)\quad e_S = \sqrt{4 \cdot k_B \cdot T(K) \cdot R_S} \quad \left[\frac{V}{\sqrt{Hz}}\right] \quad \text{Thermal noise of } R_S$$

$$(3)\quad e_{R_1 \| R_2} = \sqrt{4 \cdot k_B \cdot T(K) \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]} \quad \left[\frac{V}{\sqrt{Hz}}\right] \quad \text{Thermal noise of } R_1 \text{ || } R_2$$

$$(4)\quad k_B = 1.38065 \cdot 10^{-23} \quad \left[\frac{J}{K}\right] \quad \text{Boltzmann Constant}$$

$$(5)\quad T(K) = 237.15 + T(°C) \quad [\,K\,] \quad \text{Temperature in kelvins}$$

**(B) Noise in Inverting Gain Configuration**




Noise at the output is given as $E_O$, where

$$(6)\quad E_O = \left(1 + \frac{R_2}{R_S + R_1}\right) \cdot \sqrt{(e_N)^2 + \left(e_{R_1 + R_S \| R_2}\right)^2 + \left(i_N \cdot \left[\frac{(R_S + R_1) \cdot R_2}{R_S + R_1 + R_2}\right]\right)^2} \quad [\,V_{RMS}\,]$$

$$(7)\quad e_{R_1 + R_S \| R_2} = \sqrt{4 \cdot k_B \cdot T(K) \cdot \left[\frac{(R_S + R_1) \cdot R_2}{R_S + R_1 + R_2}\right]} \quad \left[\frac{V}{\sqrt{Hz}}\right] \quad \text{Thermal noise of } (R_1 + R_S) \text{ || } R_2$$

$$(8)\quad k_B = 1.38065 \cdot 10^{-23} \quad \left[\frac{J}{K}\right] \quad \text{Boltzmann Constant}$$

$$(9)\quad T(K) = 237.15 + T(°C) \quad [\,K\,] \quad \text{Temperature in kelvins}$$

Copyright © 2017, Texas Instruments Incorporated

(1) $e_N$ = the voltage noise of the amplifier = 9 nV/√Hz at 1 kHz.
(2) $i_N$ = the current noise of the amplifier = 76 fA/√Hz at 1 kHz.
(3) For additional resources on noise calculations, visit *TI's Precision Labs*.

**図 46. Noise Calculation in Gain Configurations**

## 8.2 Typical Application




Copyright © 2017, Texas Instruments Incorporated

**図 47. 25-kHz, Low-Pass Filter**

### 8.2.1 Design Requirements

Low-pass filters are used in signal processing applications to reduce noise and prevent aliasing. The OPAx202 devices are is designed to construct high-speed, high-precision active filters. 図 47 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband

### 8.2.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in 図 47. Use 式 1 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5} \tag{1}$$

This circuit produces a signal inversion. For this circuit, the gain at DC and the low-pass cutoff frequency are calculated by 式 2:

$$\text{Gain} = \frac{R_4}{R_1}$$

$$f_C = \frac{1}{2\pi}\sqrt{(1/R_3R_4C_2C_5)} \tag{2}$$

Software tools are readily available to simplify filter design. WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web based tool from the WEBENCH Design Center, WEBENCH Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.


Copyright © 2017–2020, Texas Instruments Incorporated

## Typical Application (continued)

### 8.2.3 Application Curve




**図 48. OPAx202 Second-Order, 25-kHz, Chebyshev, Low-Pass Filter**

## 9 Power Supply Recommendations

The OPAx202 are specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V); many specifications apply from –40°C to +105°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics*.

**注意**

Supply voltages greater than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

Copyright © 2017–2020, Texas Instruments Incorporated

# 10 Layout

## 10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information, see *The PCB is a component of op amp design.*
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close as possible to the device. As shown in 図 49, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- For best performance, TI recommends cleaning the PCB following board assembly.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, TI recommends baking the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

## 10.2 Layout Example




Copyright © 2017, Texas Instruments Incorporated

**図 49. Operational Amplifier Board Layout for Difference Amplifier Configuration**


Copyright © 2017–2020, Texas Instruments Incorporated

# 11 デバイスおよびドキュメントのサポート

## 11.1 デバイス・サポート

### 11.1.1 開発サポート

#### *11.1.1.1 TINA-TI™(無料のダウンロード・ソフトウェア)*

TINA™は、SPICEエンジンをベースにした単純かつ強力な、使いやすい回路シミュレーション・プログラムです。また、TINA-TIは、TINAソフトウェアの完全な機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロ・モデルのライブラリがプリロードされています。TINA-TIには、SPICEの標準的なDC解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加の設計機能が搭載されています。

TINA-TIはAnalog eLab Design Centerから無料でダウンロードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

---

注

これらのファイルを使用するには、TINA ソフトウェア ( DesignSoft™製) またはTINA-TIソフトウェアがインストールされている必要があります。TINA-TIフォルダから、無料のTINA-TIソフトウェアをダウンロードしてください。

---

#### *11.1.1.2 WEBENCH Filter Designerツール*

WEBENCH® Filter Designerは単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。WEBENCH Filter Designerを使用すると、TIのベンダ・パートナーからのTI製オペアンプやパッシブ・コンポーネントを使用して、最適なフィルタ設計を作成できます。

#### *11.1.1.3 TI Precision Designs*

TI Precision Designs は、http://www.ti.com/ww/en/analog/precision-designs/ からオンラインで入手できます。TI Precision Designsは、TIの高精度アナログ・アプリケーションの専門家により作成されたアナログ・ソリューションで、多くの有用な回路に関して、動作理論、コンポーネント選択、シミュレーション、完全なPCB回路図とレイアウト、部品表、性能測定結果を提供します。

## 11.2 ドキュメントのサポート

### 11.2.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、*『The PCB is a component of op amp design』* (英語)
- テキサス・インスツルメンツ、*『Compensate Transimpedance Amplifiers Intuitively』* (英語)
- テキサス・インスツルメンツ、*『Operational amplifier gain stability, Part 3: AC gain-error analysis』* (英語)
- テキサス・インスツルメンツ、*『Operational amplifier gain stability, Part 2: DC gain-error analysis』* (英語)
- テキサス・インスツルメンツ、*『Using infinite-gain, MFB filter topology in fully differential active filters』* (英語)
- テキサス・インスツルメンツ、*『OP AMP PERFORMANCE ANALYSIS』* (英語)
- テキサス・インスツルメンツ、*『SINGLE-SUPPLY OPERATION OF OPERATIONAL AMPLIFIERS』* (英語)
- テキサス・インスツルメンツ、*『TUNING IN AMPLIFIERS』* (英語)
- テキサス・インスツルメンツ、*『Shelf-Life Evaluation of Lead-Free Component Finishes』* (英語)
- テキサス・インスツルメンツ、*『Feedback Plots Define Op Amp AC Performance』* (英語)
- テキサス・インスツルメンツ、*『EMI Rejection Ratio of Operational Amplifiers』* (英語)

Copyright © 2017–2020, Texas Instruments Incorporated

## 11.3 関連リンク

表 4 に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

**表 4. 関連リンク**

| 製品 | プロダクト・フォルダ | ご注文はこちら | 技術資料 | ツールとソフトウェア | サポートとコミュニティ |
|---|---|---|---|---|---|
| OPA202 | ここをクリック | ここをクリック | ここをクリック | ここをクリック | ここをクリック |
| OPA2202 | ここをクリック | ここをクリック | ここをクリック | ここをクリック | ここをクリック |
| OPA4202 | ここをクリック | ここをクリック | ここをクリック | ここをクリック | ここをクリック |

## 11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.5 サポート・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 11.6 商標

E2E is a trademark of Texas Instruments.
TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.
WEBENCH is a registered trademark of Texas Instruments.
Bluetooth is a registered trademark of Bluetooth SIG, Inc.
TINA, DesignSoft are trademarks of DesignSoft, Inc.
All other trademarks are the property of their respective owners.

## 11.7 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 11.8 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。


Copyright © 2017–2020, Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package \| Pins | Package qty \| Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---|---|---|---|---|---|---|---|---|---|
| OPA202ID | Active | Production | SOIC (D) \| 8 | 75 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 120 | OPA202 |
| OPA202ID.B | Active | Production | SOIC (D) \| 8 | 75 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | OPA202 |
| OPA202IDBVR | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 120 | 1T72 |
| OPA202IDBVR.B | Active | Production | SOT-23 (DBV) \| 5 | 3000 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 1T72 |
| OPA202IDBVT | Active | Production | SOT-23 (DBV) \| 5 | 250 \| SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 120 | 1T72 |
| OPA202IDBVT.B | Active | Production | SOT-23 (DBV) \| 5 | 250 \| SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 1T72 |
| OPA202IDGKR | Active | Production | VSSOP (DGK) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAUAG \| SN | Level-2-260C-1 YEAR | -40 to 105 | 1T2Q |
| OPA202IDGKR.B | Active | Production | VSSOP (DGK) \| 8 | 2500 \| LARGE T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 105 | 1T2Q |
| OPA202IDGKT | Active | Production | VSSOP (DGK) \| 8 | 250 \| SMALL T&R | Yes | NIPDAUAG \| SN | Level-2-260C-1 YEAR | -40 to 105 | 1T2Q |
| OPA202IDGKT.B | Active | Production | VSSOP (DGK) \| 8 | 250 \| SMALL T&R | Yes | SN | Level-2-260C-1 YEAR | -40 to 105 | 1T2Q |
| OPA202IDR | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 120 | OPA202 |
| OPA202IDR.B | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | OPA202 |
| OPA2202ID | Active | Production | SOIC (D) \| 8 | 75 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | OP2202 |
| OPA2202ID.B | Active | Production | SOIC (D) \| 8 | 75 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | OP2202 |
| OPA2202IDGKR | Active | Production | VSSOP (DGK) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU \| SN \| NIPDAUAG | Level-2-260C-1 YEAR | -40 to 120 | 1XDQ |
| OPA2202IDGKR.B | Active | Production | VSSOP (DGK) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 120 | 1XDQ |
| OPA2202IDGKT | Active | Production | VSSOP (DGK) \| 8 | 250 \| SMALL T&R | Yes | NIPDAU \| SN \| NIPDAUAG | Level-2-260C-1 YEAR | -40 to 120 | 1XDQ |
| OPA2202IDGKT.B | Active | Production | VSSOP (DGK) \| 8 | 250 \| SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 120 | 1XDQ |
| OPA2202IDR | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | OP2202 |
| OPA2202IDR.B | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | OP2202 |
| OPA2202IDRG4 | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | OP2202 |
| OPA2202IDRG4.B | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | OP2202 |
| OPA4202ID | Active | Production | SOIC (D) \| 14 | 50 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |
| OPA4202ID.B | Active | Production | SOIC (D) \| 14 | 50 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |
| OPA4202IDR | Active | Production | SOIC (D) \| 14 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |
| OPA4202IDR.B | Active | Production | SOIC (D) \| 14 | 2500 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |
| OPA4202IPW | Active | Production | TSSOP (PW) \| 14 | 90 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |
| OPA4202IPW.B | Active | Production | TSSOP (PW) \| 14 | 90 \| TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |

| Orderable part number | Status (1) | Material type (2) | Package \| Pins | Package qty \| Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---|---|---|---|---|---|---|---|---|---|
| OPA4202IPWR | Active | Production | TSSOP (PW) \| 14 | 2000 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |
| OPA4202IPWR.B | Active | Production | TSSOP (PW) \| 14 | 2000 \| LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | OPA4202 |

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**




**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| OPA202IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| OPA202IDBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| OPA202IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.25 | 3.35 | 1.25 | 8.0 | 12.0 | Q1 |
| OPA202IDGKT | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.25 | 3.35 | 1.25 | 8.0 | 12.0 | Q1 |
| OPA202IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| OPA2202IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2202IDGKT | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2202IDGKT | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.25 | 3.35 | 1.25 | 8.0 | 12.0 | Q1 |
| OPA2202IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| OPA2202IDRG4 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| OPA4202IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| OPA4202IPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| OPA202IDBVR | SOT-23 | DBV | 5 | 3000 | 213.0 | 191.0 | 35.0 |
| OPA202IDBVT | SOT-23 | DBV | 5 | 250 | 213.0 | 191.0 | 35.0 |
| OPA202IDGKR | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| OPA202IDGKT | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |
| OPA202IDR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| OPA2202IDGKR | VSSOP | DGK | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| OPA2202IDGKT | VSSOP | DGK | 8 | 250 | 353.0 | 353.0 | 32.0 |
| OPA2202IDGKT | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |
| OPA2202IDR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| OPA2202IDRG4 | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| OPA4202IDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| OPA4202IPWR | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |

## TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---|---|---|---|---|---|---|---|---|
| OPA202ID | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| OPA202ID.B | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| OPA2202ID | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| OPA2202ID.B | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| OPA4202ID | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| OPA4202ID.B | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| OPA4202IPW | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| OPA4202IPW.B | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |



# PACKAGE OUTLINE

## D0014A

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.




LAND PATTERN EXAMPLE
SCALE:8X




SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

## D0014A

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



# PACKAGE OUTLINE

## D0008A

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X




SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

## D0008A

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# PACKAGE OUTLINE

## PW0014A

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X




SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# PACKAGE OUTLINE

## DBV0005A

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# PACKAGE OUTLINE

## DGK0008A

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X




SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.




SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月