







**OPA1632** JAJSMD4E - DECEMBER 2003 - REVISED AUGUST 2023

# OPA1632 高性能、完全差動オーディオ・オペアンプ

#### 1 特長

優れた音質

超低歪:0.000028% 低ノイズ:1.25nV/√Hz

高速:

- スルーレート: 72V/us

ゲイン帯域幅積:180MHz

完全差動アーキテクチャ:

シングルエンド入力を平衡型の差動出力に変換す る平衡型入力および出力

• 広い電源電圧範囲:±2.5V~±15V

シャットダウン電流:0.85mA ( $V_S = \pm 5V$ )


温度範囲:-40℃~+85℃

# 2 アプリケーション

- 業務用オーディオ・ミキサまたは制御卓
- 業務用マイク/ワイヤレス・システム
- 業務用スピーカ・システム
- 業務用オーディオ・アンプ
- サウンドバー
- ターンテーブル
- 業務用ビデオ・カメラ
- ギターおよびその他楽器用アンプ
- データ・アクイジション (DAQ)

#### 3 概要

OPA1632 は、高性能オーディオ A/D コンバータ (ADC) を駆動するために、または D 級アンプ用プリドライバとして 設計された完全差動アンプ (FDA) です。



アプリケーション図

OPA1632 は優れた音質、超低ノイズ、大きな出力電圧振 幅、大電流駆動を実現します。 OPA1632 は、180MHz の 優れたゲイン帯域幅と、超低歪みの実現に役立つ 72V/ us の超高速スルーレートを備えています。さらに、 1.25nV/√Hz の非常に小さい入力電圧ノイズにより、最大 限の信号対雑音比とダイナミック・レンジを確保できます。


完全差動アーキテクチャの柔軟性を利用すると、シングル エンドから完全差動への出力変換を簡単に実装できま す。差動出力は、偶数次の高調波を低減し、同相モード・ ノイズによる干渉を最小化します。 PCM1804 などの高性 能オーディオ ADC を駆動するために使用する際、 OPA1632 は優れた性能を発揮します。 待機時の電力を 節約するため、シャットダウン機能が備わっています。

OPA1632 は、-40℃~+85℃で動作し、SO-8 パッケー ジと放熱特性の優れた HVSSOP-8 PowerPAD™ IC パッ ケージで供給されます。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ (2)		
OPA1632	D (SOIC, 8)	4.9mm × 6mm		
	DGN (HVSSOP, 8)	3mm × 4.9mm		

- 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



THD + ノイズと周波数との関係



## **Table of Contents**

1 特長	1	7.4 Device Functional Modes	13
2 アプリケーション		8 Application and Implementation	14
3 概要		8.1 Application Information	14
4 Revision History		8.2 Typical Application	15
5 Pin Configuration and Functions		8.3 Power Supply Recommendations	16
6 Specifications		8.4 Layout	16
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	20
6.2 ESD Ratings		9.1 Documentation Support	<mark>2</mark> 0
6.3 Recommended Operating Conditions		9.2ドキュメントの更新通知を受け取る方法	20
6.4 Thermal Information		9.3 サポート・リソース	20
6.5 Electrical Characteristics		9.4 Trademarks	
6.6 Typical Characteristics		9.5 静電気放電に関する注意事項	20
7 Detailed Description		9.6 用語集	
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	20
7.3 Feature Description			
•			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

MSOP パッケージのすべてのインスタンスを VSSOP パッケージに変更、MSOP PowerPAD のすべてのインスタンスを HVSSOP に変更 1 Changed ambient temperature in Recommended Operating Conditions to show only ~40°C to +85°C 6 Changed thermal specifications for DGN package in Thermal Information table 6 Changed Electrical Characteristics (EC) to combine both tables in to one table for both packages 8 Changed PSRR minimum limit of 316 μV/V to maximum limit in EC table for DGN package 8 Changed input offset drift, input voltage noise, small and large signal bandwidth, slew rate, rise and fall time, settling time, output voltage swing, and closed-loop output impedance to show improved values 8 Changed typical and maximum input bias current from 2 μA to 7.9 μA and 6 μA to 14 μA, respectively for DGN package 7 Changed input current noise from 0.4 pA√Hz to 1.7 pA/√Hz in EC table for DGN package 8 Changed input impedance spec to show both common-mode and differential impedances in EC table for DGN package 8 Changed typical THD+N with differential input/output and R <sub>L</sub> = 2 kΩ from 0.000022% to 0.000028% in EC table for DGN package 8 Changed IMD of differential input/output and R <sub>L</sub> = 2 kΩ from 0.00005% to 0.000061% in EC table for DGN package 8 Changed voltage output swing low and high to a typical only for a load of 2 kΩ in the EC table for DGN package 8 Changed the enable and disable voltage threshold from (V−) + 2 V and (V−) 0.8 V to (V−) + 1.45 V and (V−) 1.4 V, respectively, for DGN package 8 Changed one Turn-on delay specification to Turn-off delay in Electrical Characteristics table 8 Deleted the DGN Typical Characteristics section and combined all plots into one section 10  Changes from Revision C (September 2015) to Revision D (March 2022) Page 15 Fay X V + 2 A Exp X	C	nanges from Revision D (March 2022) to Revision E (August 2023)	Page
Changed ambient temperature in Recommended Operating Conditions to show only -40°C to +85°C	•	MSOP パッケージのすべてのインスタンスを VSSOP パッケージに変更、MSOP PowerPAD のすべてのインフ	スタン
<ul> <li>Changed thermal specifications for DGN package in Thermal Information table</li></ul>			
<ul> <li>Changed thermal specifications for DGN package in Thermal Information table</li></ul>	•	Changed ambient temperature in Recommended Operating Conditions to show only -40°C to +85°C	6
<ul> <li>Changed Electrical Characteristics (EC) to combine both tables in to one table for both packages</li></ul>	•		
<ul> <li>Changed PSRR minimum limit of 316 μV/V to maximum limit in EC table for DGN package</li></ul>	•		
settling time, output voltage swing, and closed-loop output impedance to show improved values	•		
<ul> <li>Changed typical and maximum input bias current from 2 μA to 7.9 μA and 6 μA to 14 μA, respectively for DGN package</li></ul>	•	Changed input offset drift, input voltage noise, small and large signal bandwidth, slew rate, rise and fall	time,
BORN package		settling time, output voltage swing, and closed-loop output impedance to show improved values	8
<ul> <li>Changed input current noise from 0.4 pA/√Hz to 1.7 pA/√Hz in EC table for DGN package</li></ul>	•	Changed typical and maximum input bias current from 2 µA to 7.9 µA and 6 µA to 14 µA, respectively for	or
<ul> <li>Changed input current noise from 0.4 pA/√Hz to 1.7 pA/√Hz in EC table for DGN package</li></ul>		DGN package	
BGN package	•	Changed input current noise from 0.4 pA/√Hz to 1.7 pA/√Hz in EC table for DGN package	8
<ul> <li>Changed typical THD+N with differential input/output and R<sub>L</sub> = 2 kΩ from 0.000022% to 0.000028% in EC table for DGN package</li></ul>	•	Changed input impedance spec to show both common-mode and differential impedances in EC table fo	r
table for DGN package			• • • • • • • • • • • • • • • • • • • •
<ul> <li>Changed IMD of differential input/output and R<sub>L</sub> = 2 kΩ from 0.00005% to 0.000061% in EC table for DGN package</li></ul>	•		ΞC
package			8
<ul> <li>Changed voltage output swing low and high to a typical only for a load of 2 kΩ in the EC table for DGN package</li></ul>	•	· · · · · · · · · · · · · · · · · · ·	GΝ
BGN package		package	8
<ul> <li>Changed the enable and disable voltage threshold from (V-) + 2 V and (V-) 0.8 V to (V-) + 1.45 V and (V-) 1.4 V, respectively, for DGN package</li></ul>	•		
1.4 V, respectively, for DGN package		DGN package	8
<ul> <li>Changed one Turn-on delay specification to Turn-off delay in Electrical Characteristics table</li></ul>	•		
<ul> <li>Deleted the DGN Typical Characteristics section and combined all plots into one section.</li> <li>Changes from Revision C (September 2015) to Revision D (March 2022)</li> <li>ドキュメント全体にわたって表、図、相互参照の採番方法を更新.</li> <li>「特長」セクションを更新.</li> <li>「アプリケーション」セクションを更新.</li> <li>1</li> </ul>			
Changes from Revision C (September 2015) to Revision D (March 2022)       Page         ・ ドキュメント全体にわたって表、図、相互参照の採番方法を更新       1         ・ 「特長」セクションを更新       1         ・ 「アプリケーション」セクションを更新       1			
<ul> <li>ドキュメント全体にわたって表、図、相互参照の採番方法を更新</li></ul>	•	Deleted the DGN Typical Characteristics section and combined all plots into one section	10
<ul><li>「特長」セクションを更新</li></ul>	C	nanges from Revision C (September 2015) to Revision D (March 2022)	Page
<ul><li>「特長」セクションを更新</li></ul>	•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
• 「アプリケーション」セクションを更新	•		
	•		
• 「慨要」 てクンヨン を 史 莉	•	「概要」セクションを更新	
<ul> <li>「概要」セクションの SOIC および MSOP-PowerPAD パッケージ両方の本体サイズの公称値を変更</li></ul>			

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: OPA1632

#### www.ti.com/ja-jp

•	Updated Pin Configuration and Functions section
•	Added Supply turn-on/off dV/dT specification to Absolute Maximum Ratings table6
•	Added continuous input current specification to Absolute Maximum Ratings table
•	Changed differential input voltage in Absolute Maximum Ratings table from ±3V to ±1.5V 6
•	Changed charged-device model (CDM) reference from JESD22-C101 to JS-002 in ESD Ratings table
•	Changed minimum temperature range from 0.4°C to -40°C in Recommended Operating Conditions table
	Changedthermal specifications for D package in Thermal Information table
	Changed RθJA from 114.5°C/W to 126.3°C/W for D Package in Thermal Information table
	Changed RθJC(top) from 60.3°C/W to 67.3°C/W for D package in Thermal Information table6
	Changed RθJB from 54.8°C/W to 69.8°C/W for D package in Thermal Information table
	Changed $\psi$ JT from 14°C/W to 19.5°C/W for D package in Thermal Information table
	Changed ψJT from 54.3°C/W to 69.0°C/W for D package in Thermal Information table
	Changed typical offset voltage vs temperature from $\pm 5 \mu\text{V}^{\circ}\text{C}$ to $\pm 2.5 \mu\text{V}^{\circ}\text{C}$ in <i>Electrical Characteristics:</i>
-	OPA1632D table
•	Changed PSRR minimum limit of 316 μV/V to maximum limit in <i>Electrical Characteristics: OPA1632D table</i>
•	Changed typical input bias current limit from 2 µA to 7.9 µA in Electrical Characteristics: OPA1632D table8
•	Changed Max input bias current limit from 6µA to 14µA in Electrical Characteristics: OPA1632D table
•	Changed typical input voltage noise from 1.3nV/√Hz to 1.25nV/√Hz in Electrical Characteristics:
	OPA1632D table
•	Changed typical input current noise from 0.4 pA/√Hz to 1.7 pA/√Hz in <i>Electrical Characteristics: OPA1632D</i> table
	Changed input impedance spec to show both common-mode and differential impedances in <i>Electrical</i>
	Characteristics: OPA1632D table
•	Changed SSBW at G = +2, R <sub>F</sub> = 602 Ω from 90 MHz to 104 MHz in <i>Electrical Characteristics: OPA1632D</i> table
•	Changed SSBW at G = +5, $R_F$ = 1.5 k $\Omega$ from 36 MHz to 46 MHz in <i>Electrical Characteristics: OPA1632D</i> table
•	Changed SSBW at G = +10, $R_F$ = 3.01 k $\Omega$ from 18 MHz to 24 MHz in <i>Electrical Characteristics: OPA1632D</i> table
•	Changed typical Large-Signal Bandwidth from 800 kHz to 1.8 MHz in <i>Electrical Characteristics: OPA1632D</i> table
	Changed typical slew rate from 50 V/µs to 72 V/µs in <i>Electrical Characteristics: OPA1632D</i> table
	Changed typical rise/fall time from 100 ns to 69 ns in <i>Electrical Characteristics: OPA1632D</i> table
	Changed typical settling time to 0.1% from 75 ns to 36 ns in <i>Electrical Characteristics: OPA1632D</i> table8
	Changed typical settling time to 0.01% from 200 ns to 49ns in <i>Electrical Characteristics: OPA1632D</i> table8
	Changed typical THD+N with Differential Input/Output and $R_L = 600 \Omega$ from 0.0003% to 0.00003% in
	Electrical Characteristics: OPA1632D table
	Changed typical THD+N with Differential Input/Output and RL = 2 kΩ from 0.000022% to 0.000028%
	in Electrical Characteristics: OPA1632D table
	Changed typical THD+N with single-ended Input/Output and RL = 600Ω from 0.000059% to 0.000036%
	in Electrical Characteristics: OPA1632D table
•	Changed typical THD+N with single-ended Input/Output and RL = 2 kΩ from 0.000043% to 0.000031% in Electrical Characteristics: OPA1632D table
•	Changed IMD at diferrential input/output and $R_L$ = 600 $\Omega$ from 0.00008% to 0.000061% in <i>Electrical Characteristics: OPA1632D</i> table
	Changed IMD at diferrential input/output and RL= 2 kΩ from 0.00005% to 0.000061% in Electrical
	Characteristics: OPA1632D table
•	Changed IMD at single-ended input/output and $R_L$ = 600 $\Omega$ from 0.0001% to 0.00007% in <i>Electrical</i>
	Characteristics: OPA1632D table

English Data Sheet: SBOS286



•	Changed IMD at single-ended input/output and RL= 2kΩ from 0.0007% to 0.000073% in Electrical	
	Characteristics: OPA1632D table	
•	Removed specified operating voltage specifications from <i>Electrical Characteristics: OPA1632D</i> table	
	Changed typical I <sub>Q</sub> from 14mA to 13mA in <i>Electrical Characteristics: OPA1632D</i> table	
•	Added new Typical Characteristics section for D package	10
	Updated Feature Description section	
	Updated Output Common-Mode Voltage section	
	Updated Resistor Matching section	
	Updated Application Curves section	
•	Updated Power Supply Recommendations section	16
•	Updated the Power Dissipation and Thermal Considerations section	18
•	Updated Layout Example section	19
•	Changed list of documentation in Related Documentation section	20
CI	hanges from Revision B (January 2010) to Revision C (September 2015)	Page
•	「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、	、「電
	源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メス	
	ル、パッケージ、および注文情報」セクションを追加。	<mark>1</mark>

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SBOS286

4

Product Folder Links: OPA1632

# **5 Pin Configuration and Functions**




図 5-1. D Package, 8-Pin SOIC or DGN Package<sup>(1)</sup>, 8-Pin HVSSOP (Top View)

表 5-1. Pin Functions

PIN		TYPE(2)	DESCRIPTION		
NAME	NO.	IIPE(=/	DESCRIPTION		
Enable	7	I	ctive high enable pin		
V+	3	I/O	ositive supply voltage pin		
V-	6	I/O	egative supply voltage pin		
V <sub>IN+</sub>	8	ļ	ositive input voltage pin		
V <sub>IN</sub> _	1	I	gative input voltage pin		
V <sub>OCM</sub>	2	I	Output common-mode control voltage pin		
V <sub>OUT+</sub>	4	0	ositive output voltage pin		
V <sub>OUT</sub>	5	0	Negative output voltage pin		

<sup>(1)</sup> Solder the exposed DGN (HVSSOP) package thermal pad to a heat-spreading power or ground plane. This pad is electrically isolated from the die, but must be connected to a power or ground plane and not floated.

5

Product Folder Links: OPA1632

<sup>(2)</sup> I = input, O = output.



#### **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Vs	Supply voltage		±16.5	V
	Supply turn on and turn off dV/dT <sup>(3)</sup>		1.7	V/µs
VI	Input voltage		±V <sub>S</sub>	V
Io	Output current		150	mA
I <sub>IN</sub>	Continuous input current		10	mA
V <sub>ID</sub>	Differential input voltage		±1.5	V
TJ	Junction temperature		150	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- The OPA1632 HVSSOP PowerPAD integrated circuit package incorporates a thermal pad on the underside of the chip. This thermal pad acts as a heat sink and must be connected to a thermally-dissipative plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which can permanently damage the device. See TI technical brief SLMA002 for more information about using the thermally-enhanced PowerPAD integrated circuit package.
- (3) Stay below this specification to make sure that the edge-triggered ESD absorption devices across the supply pins remain off.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V
		Machine model	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
Vs	Supply voltage Dual Single	Dual	±2.5	±15	
		5	30	v	
T <sub>A</sub>	Ambient temperature		-40	85	°C

#### 6.4 Thermal Information

		OPA		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGN (HVSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	126.3	57.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	67.3	76.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.8	30.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.5	4.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	69.0	29.9	°C/W

Product Folder Links: OPA1632

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated



		OPA	1632	
	THERMAL METRIC(1)	D (SOIC)	DGN (HVSSOP)	UNIT
		8 PINS	8 PINS	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	14.3	°C/W

<sup>(1)</sup> For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: OPA1632



#### **6.5 Electrical Characteristics**

at V<sub>S</sub> = ±15 V, R<sub>F</sub> = 390  $\Omega$ , R<sub>L</sub> = 800  $\Omega$ , and G = +1 (unless otherwise noted)

	PARAMETE	R	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT	
OFFSET	VOLTAGE								
Input						±0.5	±3	mV	
offset	vs temperature, dc	dV <sub>OS</sub> /dT				±2.5		μV/°C	
voltage	vs power supply, dc	PSRR				13	316	μV/V	
INPUT B	IAS CURRENT								
Input bias	s current, I <sub>B</sub>					7.9	14	μA	
Input offs	et current, I <sub>OS</sub>					±100	±500	nA	
NOISE							'		
Input volt	age noise		f = 10 kHz			1.25		nV/√Hz	
Input curr	nput current noise		f = 10 kHz			1.7		pA/√Hz	
INPUT V	OLTAGE								
Common	-mode input voltage				(V−) + 1.5		(V+) - 1	V	
Common	-mode rejection ratio,	dc			74	90		dB	
INPUT IN	IPEDANCE		-						
Innut imn	odonoo		Measured into each in common-mode	put pin,		215    1.4		MΩ    pF	
Input impedance		Measured into each in differential	put pin,		10    3.1		kΩ    pF		
OPEN-LO	OOP GAIN								
Open-loo	p gain, dc				66	78		dB	
FREQUE	NCY RESPONSE								
			G = +1, R <sub>F</sub> = 348 Ω			180			
				G = +2, R <sub>F</sub> = 602 Ω		104			
Small-sig	nal bandwidth		V <sub>O</sub> = 100 mV <sub>PP</sub> , peaking < 0.5 dB	G = +5, $R_F = 1.5 kΩ$		46		MHz	
				G = +10, $R_F = 3.01 kΩ$		24			
Bandwidt	h for 0.1-dB flatness		G = +1, V <sub>O</sub> = 100 mV <sub>F</sub>	PP		40		MHz	
Peaking a	at a gain of 1		V <sub>O</sub> = 100 mV <sub>PP</sub>			0.5		dB	
Large-sig	nal bandwidth		G = +2, V <sub>O</sub> = 20 V <sub>PP</sub>			1.8		MHz	
Slew rate	(25% to 75%)		G = +1			72		V/µs	
Rise and	fall time		G = +1, V <sub>O</sub> = 5-V step			69		ns	
Settling	To 0.1%		G = +1, V <sub>O</sub> = 2-V step			36		ns	
time	To 0.01%		G = +1, V <sub>O</sub> = 2-V step			49		113	
		Differential	G = +1, f = 1 kHz,	R <sub>L</sub> = 600 Ω		0.00003%			
Total harr	monic distortion +	input/output	$V_0 = 3 V_{RMS}$	$R_L = 2 k\Omega$		0.000028%			
noise Single-ended in/differential out			G = +1, f = 1 kHz,	R <sub>L</sub> = 600 Ω		0.000036%			
		$V_O = 3 V_{RMS}$	$R_L = 2 k\Omega$		0.000031%				
Differential input/output Intermodulation distortion		G = +1, SMPTE/DIN,	R <sub>L</sub> = 600 Ω		0.000061%				
		$V_0 = 2 V_{PP}$	$R_L = 2 k\Omega$		0.000061%				
miemodi	นเลนบท นเรเปเนบท	Single-ended		R <sub>L</sub> = 600 Ω		0.000073%			
		in/differential out		$R_L = 2 k\Omega$		0.00007%			
Headroor	m		THD < 0.01%, R <sub>L</sub> = 2	kΩ		20		$V_{PP}$	

# 6.5 Electrical Characteristics (続き)

at V<sub>S</sub> = ±15 V, R<sub>F</sub> = 390  $\Omega$ , R<sub>L</sub> = 800  $\Omega$ , and G = +1 (unless otherwise noted)


TEST CONDITIONS	MIN	TYP	MAX	UNIT			
$R_L = 2 k\Omega$		(V−) + 1.6					
R <sub>L</sub> = 1 kΩ			(V-) + 3.5	V			
$R_L = 2 k\Omega$		(V+) - 1.6					
R <sub>L</sub> = 1 kΩ	(V+) - 3.5			V			
Sourcing	50	85		mΛ			
Sinking	-60	-85		mA			
G = +1, f = 100 kHz		0.22		Ω			
·							
		(V-) + 1.45		V			
		(V−) + 1.4		V			
V <sub>S</sub> = ±5 V, V <sub>ENABLE</sub> = -5 V		0.85 1.7					
V <sub>ENABLE</sub> = -15 V							
Time for I <sub>Q</sub> to reach 50%		2		μs			
Time for I <sub>Q</sub> to reach 50%		2		μs			
,							
		13	17.1	mA			
	$R_L = 2 \text{ k}\Omega$ $R_L = 1 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$ $R_L = 1 \text{ k}\Omega$ Sourcing Sinking $G = +1, f = 100 \text{ kHz}$ $V_S = \pm 5 \text{ V}, V_{ENABLE} = -5 \text{ V}$ $V_{ENABLE} = -15 \text{ V}$ Time for I <sub>Q</sub> to reach 50%	$R_L = 2 \text{ k}\Omega$ $R_L = 1 \text{ k}\Omega$ $R_L = 1 \text{ k}\Omega$ $R_L = 1 \text{ k}\Omega$ $Sourcing$ $Sinking$ $G = +1, f = 100 \text{ kHz}$ $V_S = \pm 5 \text{ V}, V_{ENABLE} = -5 \text{ V}$ $V_{ENABLE} = -15 \text{ V}$ $Time for I_Q to reach 50%$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			

<sup>(1)</sup> Amplifier has internal 250-kΩ pullup resistor to V+ pin. This pullup resistor enables the amplifier with no connection to shutdown pin.




#### **6.6 Typical Characteristics**

at  $T_A$  = 25°C,  $V_S$  = ±15 V,  $R_F$  = 348  $\Omega$ , G = +1 and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)



# **6.6 Typical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_S$  = ±15 V,  $R_F$  = 348  $\Omega$ , G = +1 and  $R_L$  = 2 k $\Omega$  (unless otherwise noted)






## 7 Detailed Description

#### 7.1 Overview

The OPA1632 is a fully differential amplifier (FDA). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, refer to the *Fully Differential Amplifiers* application note

#### 7.2 Functional Block Diagram



Product Folder Links: OPA1632

#### 7.3 Feature Description

☑ 7-1 and ☑ 7-2 depict the differences between the operation of the OPA1632 in two different modes. FDAs can work with differential inputs or can be implemented as single input and differential output.




図 7-1. Amplifying Differential Input Signals




図 7-2. Amplifying Single-Ended Input Signals

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Function

The shutdown (enable) function of the OPA1632 is referenced to the negative supply of the operational amplifier. A valid logic low (< 0.8 V above negative supply) applied to the enable pin (pin 7) disables the amplifier output. Voltages applied to pin 7 that are greater than 2 V above the negative supply place the amplifier output in an active state, and the device is enabled. If pin 7 is left disconnected, an internal pull-up resistor enables the device. Turn-on and turn-off times are approximately 2  $\mu$ s each.

Quiescent current is reduced to approximately 0.85 mA when the amplifier is disabled. When disabled, the output stage is *not* in a high-impedance state. Thus, the shutdown function cannot be used to create a multiplexed switching function in series with multiple amplifiers.

# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

#### 8.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the OPA1632. A voltage applied to the  $V_{OCM}$  pin from a low-impedance source can be used to directly set the output common-mode voltage. If left floating, the  $V_{OCM}$  pin defaults to the mid-rail voltage, defined as:

$$\frac{(V_+) + (V_-)}{2} \tag{1}$$

To minimize common-mode noise, connect a 0.1-uF bypass capacitor to the  $V_{OCM}$  pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. This current is supplied by the output stage of the amplifier; therefore, additional power dissipation is created. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current can be significant in some applications and can dictate use of the HVSSOP PowerPAD integrated circuit package to effectively control self-heating.

#### 8.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

Output Balance Error = 
$$\frac{\left(\frac{V_{OUT} + -V_{OUT} - V_{OUT}}{2}\right)}{V_{OUT} + -V_{OUT} - V_{OUT}}$$
 (2)

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, use 1% tolerance resistors or better to optimize performance. See 表 8-1 for recommended resistor values to use for a particular gain.

表 8-1. Recommended Resistor Values

GAIN (V/V)	R <sub>G</sub> (Ω)	R <sub>F</sub> (Ω)
1	390	390
2	374	750
5	402	2010
10	402	4020

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SBOS286

#### 8.2 Typical Application

☑ 8-1 shows the OPA1632 used as a differential-output driver for the PCM1804 high-performance audio ADC.




図 8-1. ADC Driver for Professional Audio

#### 8.2.1 Design Requirements

表 8-2 shows example design parameters and values for the typical application design example in 🗵 7-1.

DESIGN PARAMETERS

Supply voltage

±2.5 V to ±15 V

Amplifier topology

Voltage feedback

Output control

DC-coupled with output common-mode control capability

Filter requirement

500-kHz, multiple-feedback low-pass filter

表 8-2. Design Parameters

### 8.2.2 Detailed Design Procedure

Supply voltages of ±15 V are commonly used for the OPA1632. The relatively low input voltage swing required by the ADC allows use of lower power-supply voltage, if desired. Power supplies as low as ±8 V can be used in this application with excellent performance. Lower-voltage operation reduces power dissipation and heat rise. Bypass power supplies with 10-µF tantalum capacitors in parallel with 0.1-µF ceramic capacitors to avoid possible oscillations and instability.

The  $V_{COM}$  reference voltage output on the PCM1804 ADC provides the proper input common-mode reference voltage (2.5 V). This  $V_{COM}$  voltage is buffered with op amp  $A_2$  and drives the output common-mode voltage pin of the OPA1632. This biases the average output voltage of the OPA1632 to 2.5 V.

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15




The signal gain of the circuit is generally set to approximately 0.25 to be compatible with commonly-used audio line levels. Gain can be adjusted, if necessary, by changing the values of  $R_1$  and  $R_2$ . Keep the feedback resistor values ( $R_3$  and  $R_4$ ) relatively low, as indicated, for best noise performance.

Resistors  $R_5$  and  $R_6$  and capacitor  $C_3$  provide an input filter and charge glitch reservoir for the ADC. The values shown are generally satisfactory. Some adjustment of the values can help optimize performance with different ADCs.

Make sure to maintain accurate resistor matching on  $R_1/R_2$  and  $R_3/R_4$  to achieve good differential signal balance. Use 1% resistors for highest performance. When connected for single-ended inputs (inverting input grounded, as shown in  $\boxtimes$  8-1), the source impedance must be low. Differential input sources must have well-balanced or low source impedance.

Choose capacitors  $C_1$ ,  $C_2$ , and  $C_3$  carefully for good distortion performance. Polystyrene, polypropylene, NPO ceramic, and mica types are generally excellent. Polyester and high-K ceramic types such as Z5U can create distortion.

#### 8.2.3 Application Curves



#### 8.3 Power Supply Recommendations

The OPA1632 device is designed to operate on power supplies ranging from  $\pm 2.5$  V to  $\pm 15$  V. Single power supplies ranging from 5 V to 30 V can also be used. Use a power-supply accuracy of 5%, or better. When operated on a board with high-speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The OPA1632 is connected to power supplies through pin 3 (V<sub>+</sub>) and pin 6 (V<sub>-</sub>). Decouple each supply pin to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane configure the vias for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, do not power on the OPA1632 device with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

- 1. The thermal pad is electrically isolated from the silicon and all leads. Connecting the thermal pad to any potential voltage between the power-supply voltages is acceptable, but best practice is to tie to ground because ground is generally the largest conductive plane.
- 2. Prepare the PCB with a top-side etch pattern as shown in 🗵 8-4. Use etch for the leads as well as etch for the thermal pad.

Copyright © 2023 Texas Instruments Incorporated

# www.ti.com/ja-jp

- 3. Place five holes in the area of the thermal pad that are 13 mils (0,03302 cm) in diameter. Keep these holes small so that solder wicking through the holes is not a problem during reflow.
- 4. Additional vias can be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the OPA1632 device, and can be larger than the 13-mil diameter vias directly under the thermal pad. These vias can be larger because the vias are not in the thermal pad area to be soldered so that wicking is not a problem.
- 5. Connect all holes to the internal ground plane.
- 6. When connecting these holes to the plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This slow heat transfer makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, make sure the holes under the OPA1632 PowerPAD™ integrated circuit package connect to the internal plane with a complete connection around the entire circumference of the plated through-hole.
- 7. The top-side solder mask must leave the package pins and the thermal pad area with the five holes exposed. The bottom-side solder mask must cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- 8. Apply solder paste to the exposed thermal pad area and all of the device pins.

With these preparatory steps in place, the device is simply placed in position and runs through the solder reflow operation as any standard surface-mount component. This process results in a part that is properly installed.




図 8-4. Thermal Pad PCB Etch and Via Pattern

# 8.4.1.1 PowerPAD™ Integrated Circuit Package Design Considerations

The OPA1632 is available in a thermally-enhanced PowerPAD™ integrated circuit package. This package is constructed using a downset leadframe upon which the die is mounted (see 🗵 8-5(a) and 🗵 8-5(b)). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see 🗵 8-5(c)). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.




図 8-5. Views of the Thermally-Enhanced Package

The PowerPAD integrated circuit package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heatdissipating device. Soldering the thermal pad to the printed circuit board (PCB) is always required, even with

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17

applications that have low power dissipation. The thermal pad provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

#### 8.4.1.2 Power Dissipation and Thermal Considerations


The OPA1632 does not have thermal shutdown protection. Make sure that the maximum junction temperature is not exceeded. Excessive junction temperature can degrade performance or cause permanent damage. For best performance and reliability, make sure that the junction temperature does not exceed the absolute maximum ratings for the junction temperature.

The thermal characteristics of the device are dictated by the package and the circuit board. Maximum power dissipation for a given package can be calculated using the following formula:

$$P_{\text{DMax}} = \frac{T_{\text{Max}} - T_{\text{A}}}{\theta_{\text{JA}}}$$

#### where:

- P<sub>DMax</sub> is the maximum power dissipation in the amplifier (W)
- T<sub>Max</sub> is the absolute maximum junction temperature (°C)
- T<sub>A</sub> is the ambient temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- θ<sub>JC</sub> is the thermal coefficient from the silicon junctions to the case (°C/W)
- $\theta_{CA}$  is the thermal coefficient from the case to ambient air (°C/W)



**図 8-6. Maximum Power Dissipation vs Ambient Temperature** 

#### 8.4.2 Layout Example




図 8-7. Representative Schematic for Example Layout




図 8-8. Example Layout



#### 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Fully Differential Amplifiers application note
- Texas Instruments, TI Precision Labs Fully Differential Amplifiers video series
- Texas Instruments, Maximizing Signal-Chain Distortion Performance Using High-Speed Amplifiers application
- Texas Instruments, Analog Audio Amplifier Front-End Reference Design With Improved Noise and Distortion
- Texas Instruments. Public Announcement Audio Reference Design Utilizing Best in Class Boost Controller
- Texas Instruments, Motherboard/Controller for the AMC1210 reference design
- Texas Instruments, TPA6120A2 Stereo, 9.0-V to 33.0-V, Analog Input Headphone Amplifier With 128-dB **Dynamic Range**
- Texas Instruments, OPAx863 Low-Power, 110-MHz, Rail-to-Rail Input/Output Voltage-Feedback Op Amps
- Texas Instruments, OPA2834 50-MHz, 170-µA, Negative-Rail In, Rail-to-Rail Out, Voltage-Feedback Amplifier

#### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受 け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細 については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 9.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: OPA1632

English Data Sheet: SBOS286

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(.)	(=)			(0)	(4)	(5)		(0)
OPA1632D	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 85	OPA 1632
OPA1632DGN	Obsolete	Production	HVSSOP (DGN)   8	-	-	Call TI	Call TI	-40 to 85	1632
OPA1632DGNR	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1632
OPA1632DGNR.B	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1632
OPA1632DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632
OPA1632DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632
OPA1632DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632
OPA1632DRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632
OPA1632DRG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1632DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1632DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1632DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1632DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
OPA1632DR	SOIC	D	8	2500	353.0	353.0	32.0
OPA1632DRG4	SOIC	D	8	2500	353.0	353.0	32.0

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated