

# LSF0204x 4 ビット双方向マルチ電圧レベル・トランスレータ、オープン・ドレインおよびプッシュプル

## 1 特長

- 方向端子を必要としない双方向電圧レベル変換
- 容量性負荷 30pF 以下で、100MHz までの昇圧変換と 100MHz を超える降圧変換をサポートし、容量性負荷 50pF で、40MHz までの昇圧または降圧変換をサポート
- $I_{off}$ 、部分的パワーダウン・モードをサポート ([「機能説明」を参照](#))
- 次の各電圧間で双方向電圧レベル変換が可能
  - 0.8V ↔ 1.8, 2.5, 3.3, 5V
  - 1.2V ↔ 1.8, 2.5, 3.3, 5V
  - 1.8V ↔ 2.5, 3.3, 5V
  - 2.5V ↔ 3.3, 5V
  - 3.3V ↔ 5V
- 小さいスタンバイ電流
- 5V 対応の I/O ポートにより TTL をサポート
- 低い  $R_{ON}$  により信号歪みを低減
- $EN = Low$  のとき高インピーダンスの I/O 端子
- フロースルー・ピン配置により PCB 配線が簡素化
- JESD17 準拠で 100mA 超のラッチアップ性能
- $-40^{\circ}C \sim 125^{\circ}C$  の動作温度範囲
- ESD 性能をテスト済み (JESD 22)
  - 人体モデルで 2000V (A114-B、クラス II)
  - マシン・モデルで 200V (A115-A)
  - 荷電デバイス・モデルで 1000V (C101)

## 2 アプリケーション

- GPIO、MDIO、PMBus、SMBus、SDIO、UART、I<sup>2</sup>C、その他テレコム・インフラストラクチャ内のインターフェイス
- 産業用
- オートモーティブ (車載)
- パーソナル・コンピュータ

## 3 概要


LSF ファミリーは、0.8V～4.5V ( $V_{ref\_A}$ ) と 1.8V～5.5V ( $V_{ref\_B}$ ) で動作する双方向電圧レベル・トランスレータで構成されます。動作電圧範囲が広いと、オープン・ドレインまたはプッシュプル・アプリケーションで、方向端子を必要とせず、0.8V～5.0V の範囲の双方向電圧変換が可能です。LSF ファミリーは、15pF の容量と 165Ω のプルアップ抵抗を利用するオープン・ドレインのシステムで、100MHz を超える伝送速度を持つレベル変換用途に対応できます。

An または Bn ポートが LOW のとき、スイッチはオン状態で、An および Bn ポートの間に抵抗の低い接続が存在します。スイッチの  $R_{on}$  が低いため、最小の伝播遅延と最小の信号歪みで接続できます。A または B サイドの電圧は  $V_{ref\_A}$  に制限され、 $V_{ref\_A}$  と 5V の間の任意のレベルにプルアップ可能です。この機能により、方向制御の必要なしに、ユーザーが選択した高い電圧と低い電圧との間のシームレスな変換が可能です。

### 製品情報<sup>(1)</sup>

| 部品番号     | パッケージ      | 本体サイズ (公称)      |
|----------|------------|-----------------|
| LSF0204x | TSSOP (14) | 5.00mm × 4.40mm |
|          | UQFN (12)  | 2.00mm × 1.70mm |
|          | VQFN (14)  | 3.50mm × 3.50mm |
|          | DSBGA (12) | 1.90mm × 1.40mm |

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



## Table of Contents

|                                                                                          |   |                                                                      |    |
|------------------------------------------------------------------------------------------|---|----------------------------------------------------------------------|----|
| 1 特長.....                                                                                | 1 | 8.1 Load Circuit AC Waveform for Outputs.....                        | 10 |
| 2 アプリケーション.....                                                                          | 1 | <b>9 Detailed Description</b> .....                                  | 11 |
| 3 概要.....                                                                                | 1 | 9.1 Overview.....                                                    | 11 |
| 4 Revision History.....                                                                  | 2 | 9.2 Functional Block Diagram.....                                    | 11 |
| 5 概要 (続き).....                                                                           | 4 | 9.3 Feature Description.....                                         | 12 |
| 6 Pin Configuration and Functions.....                                                   | 4 | 9.4 Device Functional Modes.....                                     | 12 |
| 7 Specifications.....                                                                    | 6 | <b>10 Application and Implementation</b> .....                       | 13 |
| 7.1 Absolute Maximum Ratings.....                                                        | 6 | 10.1 Application Information.....                                    | 13 |
| 7.2 ESD Ratings.....                                                                     | 6 | 10.2 Typical Applications.....                                       | 13 |
| 7.3 Recommended Operating Conditions.....                                                | 6 | <b>11 Power Supply Recommendations</b> .....                         | 19 |
| 7.4 Thermal Information.....                                                             | 6 | <b>12 Layout</b> .....                                               | 19 |
| 7.5 Electrical Characteristics.....                                                      | 7 | 12.1 Layout Guidelines.....                                          | 19 |
| 7.6 Switching Characteristics: AC Performance<br>(Translating Down, 3.3 V to 1.8 V)..... | 7 | 12.2 Layout Example.....                                             | 19 |
| 7.7 Switching Characteristics: AC Performance<br>(Translating Down, 3.3 V to 1.2 V)..... | 8 | <b>13 Device and Documentation Support</b> .....                     | 21 |
| 7.8 Switching Characteristics: AC Performance<br>(Translating Up, 1.8 V to 3.3 V).....   | 8 | 13.1 Receiving Notification of Documentation Updates.....            | 21 |
| 7.9 Switching Characteristics: AC Performance<br>(Translating Up, 1.2 V to 1.8 V).....   | 8 | 13.2 サポート・リソース.....                                                  | 21 |
| 7.10 Typical Characteristics.....                                                        | 8 | 13.3 Trademarks.....                                                 | 21 |
| <b>8 Parameter Measurement Information</b> .....                                         | 9 | 13.4 Electrostatic Discharge Caution.....                            | 21 |
|                                                                                          |   | 13.5 Glossary.....                                                   | 21 |
|                                                                                          |   | <b>14 Mechanical, Packaging, and Orderable<br/>Information</b> ..... | 21 |

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

|                                                                                                                  |             |
|------------------------------------------------------------------------------------------------------------------|-------------|
| <b>Changes from Revision G (November 2019) to Revision H (April 2021)</b>                                        | <b>Page</b> |
| • 文書全体にわたって表、図、相互参照の採番方法を更新.....                                                                                 | 1           |
| • Updated the <i>Bidirectional Translation</i> section to include inclusive terminology.....                     | 14          |
| <b>Changes from Revision F (January 2019) to Revision G (November 2019)</b>                                      | <b>Page</b> |
| • Changed $V_{ref\_A/B/EN}$ max voltage to 5.5 V in the Recommended Operating Conditions table.....              | 6           |
| <b>Changes from Revision E (December 2018) to Revision F (January 2019)</b>                                      | <b>Page</b> |
| • Changed location of YZP-package indicator dot to A3 position. ....                                             | 4           |
| • Added YZP package to <i>Thermal Information</i> table.....                                                     | 6           |
| <b>Changes from Revision D (December 2015) to Revision E (December 2018)</b>                                     | <b>Page</b> |
| • Changed location of YZP-package A1-pin indicator dot. View is looking through the device, as in an X-ray. .... | 4           |
| <b>Changes from Revision C (August 2015) to Revision D (December 2015)</b>                                       | <b>Page</b> |
| • Added Type Column to <i>Pin Functions</i> table.....                                                           | 4           |
| • Added Junction Temperatures to <i>Thermal Information</i> table.....                                           | 6           |
| <b>Changes from Revision B (April 2015) to Revision C (August 2015)</b>                                          | <b>Page</b> |
| • 「特長」から箇条書き項目「1.5ns 未満の最大伝搬遅延時間」を削除.....                                                                        | 1           |
| • 「特長」の「100MHz を超える高速変換をサポート」箇条書き項目を更新。 ....                                                                     | 1           |
| <b>Changes from Revision A (December 2014) to Revision B (April 2015)</b>                                        | <b>Page</b> |
| • デバイスに YZP パッケージを追加.....                                                                                        | 1           |

---

**Changes from Revision \* (November 2014) to Revision A (December 2014)**

**Page**

- 先頭ページの製品プレビューを完全なデータシートに変更..... **1**
  - [セクション 3](#) のテキストを「100Mbps を超える伝送速度」から「100MHz を超える伝送速度」に変更..... **1**
-

## 5 概要 (続き)

各チャネルの電源電圧 ( $V_{pu\#}$ ) は、プルアップ抵抗により個別に設定可能です。たとえば、CH1 を昇圧変換モード (1.2V  $\leftrightarrow$  3.3V) で、CH2 を降圧変換モード (2.5V  $\leftrightarrow$  1.8V) で使用できます。

EN が HIGH のとき、トランスレータ・スイッチはオンで、An I/O が Bn I/O にそれぞれ接続され、ポート間の双方向データ・フローが可能になります。EN が LOW のとき、トランスレータ・スイッチはオフで、ポート間が高インピーダンスになります。EN 入力回路は、Vref\_A により給電されるよう設計されています。電源オンまたは電源オフの間に高インピーダンス状態を保証するには、EN を LOW にする必要があります。

デバイス比較表

| 部品番号     | EN | An                                | Bn                                | 説明                                          |
|----------|----|-----------------------------------|-----------------------------------|---------------------------------------------|
| LSF0204D | H  | すべてのデータ・ピンを 3-state モードに設定 (Hi-Z) | すべてのデータ・ピンを 3-state モードに設定 (Hi-Z) | 3-state 出力モードのイネーブル (アクティブ Low、Vref_A を基準)  |
| LSF0204D | L  | 入力または出力                           | 入力または出力                           |                                             |
| LSF0204  | H  | 入力または出力                           | 入力または出力                           | 3-state 出力モードのイネーブル (アクティブ High、Vref_A を基準) |
| LSF0204  | L  | すべてのデータ・ピンを 3-state モードに設定 (Hi-Z) | すべてのデータ・ピンを 3-state モードに設定 (Hi-Z) |                                             |

## 6 Pin Configuration and Functions




図 6-1. PW Package, 14-Pin TSSOP (Top View)




図 6-2. RGY Package, 14-Pin VQFN (Transparent Top View)




図 6-3. RUT Package, 12-Pin UQFN (Transparent Top View)




図 6-4. YZP Package, 12-Pin DSBGA (Transparent Top View)

**表 6-1. Pin Functions**

| PIN                |         |     |     | TYPE <sup>(1)</sup> | DESCRIPTION                                                                 |
|--------------------|---------|-----|-----|---------------------|-----------------------------------------------------------------------------|
| NAME               | NO.     |     |     |                     |                                                                             |
|                    | PW, RGY | RUT | YZP |                     |                                                                             |
| V <sub>ref_A</sub> | 1       | 1   | B2  | —                   | Reference supply voltage; see Application and Implementation section        |
| A1                 | 2       | 2   | A3  | I/O                 | Input/output 1.                                                             |
| A2                 | 3       | 3   | B3  | I/O                 | Input/output 2.                                                             |
| A3                 | 4       | 4   | C3  | I/O                 | Input/output 3.                                                             |
| A4                 | 5       | 5   | D3  | I/O                 | Input/output 4.                                                             |
| NC                 | 6       | —   | —   | —                   | No connection. Not internally connected.                                    |
| GND                | 7       | 6   | D2  | —                   | Ground                                                                      |
| EN                 | 8       | 12  | C2  | I                   | Switch enable input; LSF0204: EN is high-active; LSF0204D: EN is low-active |
| NC                 | 9       | —   | —   | —                   | No connection. Not internally connected.                                    |
| B4                 | 10      | 7   | D1  | I/O                 | Input/output 4.                                                             |
| B3                 | 11      | 8   | C1  | I/O                 | Input/output 3.                                                             |
| B2                 | 12      | 9   | B1  | I/O                 | Input/output 2.                                                             |
| B1                 | 13      | 10  | A1  | I/O                 | Input/output 1.                                                             |
| V <sub>ref_B</sub> | 14      | 11  | A2  | —                   | Reference supply voltage; see Application and Implementation section        |

(1) I = input, O = output

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                            |                                     |        | MIN  | MAX | UNIT |
|----------------------------|-------------------------------------|--------|------|-----|------|
| V <sub>I</sub>             | Input voltage <sup>(2)</sup>        |        | −0.5 | 7   | V    |
| V <sub>I/O</sub>           | Input/output voltage <sup>(2)</sup> |        | −0.5 | 7   | V    |
| Continuous channel current |                                     |        |      | 128 | mA   |
| I <sub>IK</sub>            | Input clamp current                 | VI < 0 |      | −50 | mA   |
| T <sub>J</sub>             | Junction temperature                |        |      | 150 | °C   |
| T <sub>stg</sub>           | Storage temperature                 |        | −65  | 150 | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

### 7.2 ESD Ratings

|                    |                         |                                                                                | VALUE | UNIT |
|--------------------|-------------------------|--------------------------------------------------------------------------------|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 | V    |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000 |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                         |                                | MIN | MAX | UNIT |
|-------------------------|--------------------------------|-----|-----|------|
| V <sub>I/O</sub>        | Input/output voltage           | 0   | 5.5 | V    |
| V <sub>ref_A/B/EN</sub> | Reference voltage              | 0   | 5.5 | V    |
| I <sub>PASS</sub>       | Pass transistor current        |     | 64  | mA   |
| T <sub>A</sub>          | Operating free-air temperature | –40 | 125 | °C   |

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | LSF0204    |            |            |             | UNIT |
|-------------------------------|----------------------------------------------|------------|------------|------------|-------------|------|
|                               |                                              | RGY (VQFN) | RUT (UQFN) | PW (TSSOP) | YZP (DSBGA) |      |
|                               |                                              | 14 PINS    | 12 PINS    | 14 PINS    | 12 BALLS    |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 83.2       | 195.8      | 157.9      | 83.7        | °C   |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 98.2       | 98.7       | 82.3       | 0.6         | °C   |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 59.2       | 122.6      | 100.0      | 23.7        | °C   |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 17.4       | 6.2        | 22.9       | 0.4         | °C   |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 59.4       | 122.6      | 99.0       | 23.7        | °C   |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 38.7       | N/A        | N/A        | N/A         | °C   |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                          |                                                                                                                      | TEST CONDITIONS                                                                                                                | MIN                     | TYP <sup>(1)</sup>      | MAX     | UNIT          |
|------------------------------------|----------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|-------------------------|-------------------------|---------|---------------|
| $V_{IK}$                           |                                                                                                                      | $I_I = -18 \text{ mA}$ , $V_{EN} = 0$                                                                                          |                         |                         | -1.2    | V             |
| $I_{IH}$                           |                                                                                                                      | $V_I = 5 \text{ V}$ , $V_{EN} = 0$                                                                                             |                         |                         | 5.0     | $\mu\text{A}$ |
| $I_{CCBA}$                         | Leakage from $V_{ref\_B}$ to $V_{ref\_A}$                                                                            | $V_{ref\_B} = 3.3 \text{ V}$ , $V_{ref\_A} = 1.8 \text{ V}$ , $V_{EN} = V_{ref\_A}$ , $I_O = 0$ , $V_I = 3.3 \text{ V}$ or GND |                         |                         | 3.5     | $\mu\text{A}$ |
| $I_{CCA} + I_{CCB}$ <sup>(4)</sup> | Total Current through GND                                                                                            | $V_{ref\_B} = 3.3 \text{ V}$ , $V_{ref\_A} = 1.8 \text{ V}$ , $V_{EN} = V_{ref\_A}$ , $I_O = 0$ , $V_I = 3.3 \text{ V}$ or GND |                         | 0.2                     |         | $\mu\text{A}$ |
| $I_{IN}$                           | Control pin current                                                                                                  | $V_{ref\_B} = 5.5 \text{ V}$ , $V_{ref\_A} = 4.5 \text{ V}$ , $V_{EN} = 0$ to $V_{ref\_A}$ , $I_O = 0$                         |                         |                         | $\pm 1$ | $\mu\text{A}$ |
| $I_{off}$                          | Power Off Leakage Current                                                                                            | $V_{ref\_B} = V_{ref\_A} = 0 \text{ V}$ , $V_{EN} = \text{GND}$ , $I_O = 0$ , $V_I = 5 \text{ V}$ or GND                       |                         |                         | $\pm 1$ | $\mu\text{A}$ |
| $C_{I(ref\_A/B/EN)}$               |                                                                                                                      | $V_I = 3 \text{ V}$ or 0                                                                                                       |                         | 7                       |         | pF            |
| $C_{io(off)}$                      |                                                                                                                      | $V_O = 3 \text{ V}$ or 0, $V_{EN} = 0$                                                                                         |                         | 5.0                     | 6.0     | pF            |
| $C_{io(on)}$                       |                                                                                                                      | $V_O = 3 \text{ V}$ or 0, $V_{EN} = V_{ref\_A}$                                                                                |                         | 10.5                    | 13      | pF            |
| <sup>(3)</sup> $V_{IH}$ (EN pin)   | High-level input voltage                                                                                             | $V_{ref\_A} = 1.5 \text{ V}$ to $4.5 \text{ V}$                                                                                | $0.7 \times V_{ref\_A}$ |                         |         | V             |
| $V_{IL}$ (EN pin)                  | Low-level input voltage                                                                                              | $V_{ref\_A} = 1.5 \text{ V}$ to $4.5 \text{ V}$                                                                                |                         | $0.3 \times V_{ref\_A}$ |         | V             |
| $V_{IH}$ (EN pin)                  | High-level input voltage                                                                                             | $V_{ref\_A} = 1.0 \text{ V}$ to $1.5 \text{ V}$                                                                                | $0.8 \times V_{ref\_A}$ |                         |         | V             |
| $V_{IL}$ (EN pin)                  | Low-level input voltage                                                                                              | $V_{ref\_A} = 1.0 \text{ V}$ to $1.5 \text{ V}$                                                                                |                         | $0.3 \times V_{ref\_A}$ |         | V             |
| $\Delta t/\Delta v$ (EN pin)       | Input transition rise or fall rate for EN pin                                                                        |                                                                                                                                |                         | 10                      |         | ns/V          |
| $r_{on}$ <sup>(2)</sup>            | $V_I = 0$ , $I_O = 64 \text{ mA}$                                                                                    | $V_{ref\_A} = V_{EN} = 3.3 \text{ V}$ ; $V_{ref\_B} = 5 \text{ V}$                                                             |                         | 3                       |         | $\Omega$      |
|                                    |                                                                                                                      | $V_{ref\_A} = V_{EN} = 1.8 \text{ V}$ ; $V_{ref\_B} = 5 \text{ V}$                                                             |                         | 4                       |         |               |
|                                    | $V_I = 0$ , $I_O = 32 \text{ mA}$                                                                                    | $V_{ref\_A} = V_{EN} = 1.0 \text{ V}$ ; $V_{ref\_B} = 5 \text{ V}$                                                             |                         | 9                       |         | $\Omega$      |
|                                    |                                                                                                                      | $V_{ref\_A} = V_{EN} = 1.8 \text{ V}$ ; $V_{ref\_B} = 5 \text{ V}$                                                             |                         | 4                       |         |               |
|                                    | $V_I = 0$ , $I_O = 32 \text{ mA}$ , $V_{ref\_A} = V_{EN} = 2.5 \text{ V}$ ; $V_{ref\_B} = 5 \text{ V}$               |                                                                                                                                |                         | 10                      |         | $\Omega$      |
|                                    | $V_I = 1.8 \text{ V}$ , $I_O = 15 \text{ mA}$ , $V_{ref\_A} = V_{EN} = 3.3 \text{ V}$ ; $V_{ref\_B} = 5 \text{ V}$   |                                                                                                                                |                         | 5                       |         | $\Omega$      |
|                                    | $V_I = 1.0 \text{ V}$ , $I_O = 10 \text{ mA}$ , $V_{ref\_A} = V_{EN} = 1.8 \text{ V}$ ; $V_{ref\_B} = 3.3 \text{ V}$ |                                                                                                                                |                         | 8                       |         | $\Omega$      |
|                                    | $V_I = 0 \text{ V}$ , $I_O = 10 \text{ mA}$ , $V_{ref\_A} = V_{EN} = 1.0 \text{ V}$ ; $V_{ref\_B} = 3.3 \text{ V}$   |                                                                                                                                |                         | 6                       |         | $\Omega$      |
|                                    |                                                                                                                      | $V_I = 0 \text{ V}$ , $I_O = 10 \text{ mA}$ , $V_{ref\_A} = V_{EN} = 1.0 \text{ V}$ ; $V_{ref\_B} = 1.8 \text{ V}$             |                         | 6                       |         | $\Omega$      |

(1) All typical values are at  $T_A = 25^\circ\text{C}$ .

(2) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

(3) Enable pin test conditions are for the LSF0204. The enable pin test conditions for LSF0204D are oppositely set.

(4) The actual supply current for LSF0204 is  $I_{CCA} + I_{CCB}$ ; the leakage from  $V_{ref\_B}$  to  $V_{ref\_A}$  can be measured on  $V_{ref\_A}$  and  $V_{ref\_B}$  pin

## 7.6 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.8 V)

over recommended operating free-air temperature range,  $V_{rev-A} = 1.8 \text{ V}$ ,  $V_{rev-B} = 3.3 \text{ V}$ ,  $V_{EN} = 1.8 \text{ V}$ ,  $V_{pu\_1} = 3.3 \text{ V}$ ,  $V_{pu\_2} = 1.8 \text{ V}$ ,  $R_L = \text{NA}$ ,  $V_{IH} = 3.3 \text{ V}$ ,  $V_{IL} = 0 \text{ V}$ ,  $V_M = 1.15 \text{ V}$  (unless otherwise noted)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $C_L = 50 \text{ pF}$ |      | $C_L = 30 \text{ pF}$ |      | $C_L = 15 \text{ pF}$ |      | UNIT |
|-----------|--------------|-------------|-----------------------|------|-----------------------|------|-----------------------|------|------|
|           |              |             | TYP                   | MAX  | TYP                   | MAX  | TYP                   | MAX  |      |
| $t_{PLH}$ | A or B       | B or A      | 0.7                   | 5.49 | 0.5                   | 5.29 | 0.3                   | 5.19 | ns   |
| $t_{PHL}$ |              |             | 0.9                   | 4.9  | 0.7                   | 4.7  | 0.5                   | 4.5  | ns   |
| $t_{PLZ}$ |              |             | 13                    | 18   | 12                    | 16.5 | 11                    | 15   | ns   |
| $t_{PZL}$ |              |             | 33                    | 45   | 30                    | 40   | 23                    | 37   | ns   |
| $f_{MAX}$ |              |             | 50                    |      | 100                   |      | 100                   |      | MHz  |

## 7.7 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.2 V)

over recommended operating free-air temperature range  $V_{\text{rev-A}} = 1.2 \text{ V}$ ,  $V_{\text{rev-B}} = 3.3 \text{ V}$ ,  $V_{\text{EN}} = 1.2 \text{ V}$ ,  $V_{\text{pu}_1} = 3.3 \text{ V}$ ,  $V_{\text{pu}_2} = 1.2 \text{ V}$ ,  $R_L = \text{NA}$ ,  $V_{\text{IH}} = 3.3 \text{ V}$ ,  $V_{\text{IL}} = 0 \text{ V}$ ,  $V_M = 0.85 \text{ V}$  (unless otherwise noted)

| PARAMETER        | FROM (INPUT) | TO (OUTPUT) | $C_L = 50 \text{ pF}$ |     | $C_L = 30 \text{ pF}$ |     | $C_L = 15 \text{ pF}$ |     | UNIT |
|------------------|--------------|-------------|-----------------------|-----|-----------------------|-----|-----------------------|-----|------|
|                  |              |             | TYP                   | MAX | TYP                   | MAX | TYP                   | MAX |      |
| $t_{\text{PLH}}$ | A or B       | B or A      | 0.8                   | 4.1 | 0.5                   | 3.9 | 0.3                   | 3.8 | ns   |
| $t_{\text{PHL}}$ |              |             | 0.9                   | 4.7 | 0.7                   | 4.5 | 0.6                   | 4.3 | ns   |
| $f_{\text{MAX}}$ |              |             | 50                    |     | 100                   |     | 100                   |     | MHz  |

## 7.8 Switching Characteristics: AC Performance (Translating Up, 1.8 V to 3.3 V)

over recommended operating free-air temperature range  $V_{\text{rev-A}} = 1.8 \text{ V}$ ,  $V_{\text{rev-B}} = 3.3 \text{ V}$ ,  $V_{\text{EN}} = 1.8 \text{ V}$ ,  $V_{\text{pu}_1} = 3.3 \text{ V}$ ,  $V_{\text{pu}_2} = 1.8 \text{ V}$ ,  $R_L = 500 \Omega$ ,  $V_{\text{IH}} = 1.8 \text{ V}$ ,  $V_{\text{IL}} = 0 \text{ V}$ ,  $V_M = 0.9 \text{ V}$  (unless otherwise noted)


| PARAMETER        | FROM (INPUT) | TO (OUTPUT) | $C_L = 50 \text{ pF}$ |     | $C_L = 30 \text{ pF}$ |      | $C_L = 15 \text{ pF}$ |      | UNIT |
|------------------|--------------|-------------|-----------------------|-----|-----------------------|------|-----------------------|------|------|
|                  |              |             | TYP                   | MAX | TYP                   | MAX  | TYP                   | MAX  |      |
| $t_{\text{PLH}}$ | A or B       | B or A      | 0.6                   | 5.7 | 0.4                   | 5.3  | 0.2                   | 5.13 | ns   |
| $t_{\text{PHL}}$ |              |             | 1.3                   | 6.7 | 1                     | 6.4  | 0.7                   | 5.3  | ns   |
| $t_{\text{PLZ}}$ |              |             | 13                    | 18  | 12                    | 16.5 | 11                    | 15   | ns   |
| $t_{\text{PZL}}$ |              |             | 33                    | 45  | 30                    | 40   | 23                    | 37   | ns   |
| $f_{\text{MAX}}$ |              |             | 50                    |     | 100                   |      | 100                   |      | MHz  |

## 7.9 Switching Characteristics: AC Performance (Translating Up, 1.2 V to 1.8 V)

over recommended operating free-air temperature range,  $V_{\text{rev-A}} = 1.2 \text{ V}$ ,  $V_{\text{rev-B}} = 1.8 \text{ V}$ ,  $V_{\text{EN}} = 1.2 \text{ V}$ ,  $V_{\text{pu}_1} = 1.8 \text{ V}$ ,  $V_{\text{pu}_2} = 1.2 \text{ V}$ ,  $R_L = 500 \Omega$ ,  $V_{\text{IH}} = 1.2 \text{ V}$ ,  $V_{\text{IL}} = 0 \text{ V}$ ,  $V_M = 0.6 \text{ V}$  (unless otherwise noted)


| PARAMETER        | FROM (INPUT) | TO (OUTPUT) | $C_L = 50 \text{ pF}$ |      | $C_L = 30 \text{ pF}$ |      | $C_L = 15 \text{ pF}$ |      | UNIT |
|------------------|--------------|-------------|-----------------------|------|-----------------------|------|-----------------------|------|------|
|                  |              |             | TYP                   | MAX  | TYP                   | MAX  | TYP                   | MAX  |      |
| $t_{\text{PLH}}$ | A or B       | B or A      | 0.65                  | 7.25 | 0.4                   | 7.05 | 0.2                   | 6.85 | ns   |
| $t_{\text{PHL}}$ |              |             | 1.6                   | 7.03 | 1.3                   | 6.5  | 1                     | 5.4  | ns   |
| $f_{\text{MAX}}$ |              |             | 50                    |      | 100                   |      | 100                   |      | MHz  |

## 7.10 Typical Characteristics




7-1. Signal Integrity (1.8 V to 3.3 V Translation Up at 50 MHz)


## 8 Parameter Measurement Information



| USAGE            | SWITCH |
|------------------|--------|
| Translating up   | S1     |
| Translating down | S2     |




TRANSLATING UP



TRANSLATING DOWN

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2$  ns,  $t_f \leq 2$  ns.
  - C. The outputs are measured one at a time, with one transition per measurement.

8-1. Load Circuit for Outputs



8-2. Load Circuit for Enable/Disable Time Measurement

## 8.1 Load Circuit AC Waveform for Outputs




图 8-3.  $t_{PLH}$ ,  $t_{PHL}$





图 8-4.  $t_{PLZ}$ ,  $t_{PZL}$

## 9 Detailed Description

### 9.1 Overview

The LSF Family may be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The LSF Family is ideal for use in applications where an open-drain driver is connected to the data I/Os. LSF can achieve 100 MHz with the appropriate pull-up resistors and layout. The LSF Family may also be used in applications where a push-pull driver is connected to the data I/Os.

### 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Support High Speed Translation, Greater than 100 MHz

Allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO).

### 9.3.2 Bidirectional Voltage Translation Without DIR Terminal

Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I2C, or SMBus).

### 9.3.3 5-V Tolerance on IO Port and 125°C Support

The LSF family, with 5-V tolerance and 125°C support, is flexible and compliant with TTL levels in industrial and telecom applications.

### 9.3.4 Channel Specific Translation

The LSF family is able to set up different voltage translation levels on each channel.

### 9.3.5 Ioff, Partial Power Down Mode

When  $V_{ref\_A}$ ,  $V_{ref\_B} = 0$ , all of data pins and EN pin are Hi-Z.

EN logic circuit is supplied by  $V_{ref\_A}$ , once  $V_{ref\_A}$  power up first and all of data pins are unknown state until  $V_{ref\_B}$  and EN ready. No power sequence is required to enable LSF0204 and operate function normally.

## 9.4 Device Functional Modes

表 9-1 lists the device functional modes of the LSF0204x family of devices.

**表 9-1. Function Table**

| INPUT EN <sup>(1)</sup> TERMINAL | FUNCTION    |
|----------------------------------|-------------|
| H                                | $A_n = B_n$ |
| L                                | Hi-Z        |

(1) EN is controlled by  $V_{ref\_A}$  logic levels.

## 10 Application and Implementation

### Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 10.1 Application Information


LSF performs voltage translation for open-drain or push-pull interface. 表 10-1 provides some consumer/telecom interfaces as reference in regards to the different channel numbers that are supported by the LSF family.

**表 10-1. Voltage Translator for Consumer/Telecom Interface**

| PART NAME | CH# | INTERFACE                                            |
|-----------|-----|------------------------------------------------------|
| LSF0101   | 1   | GPIO                                                 |
| LSF0102   | 2   | GPIO, MDIO, SMBus, PMBus, I2C                        |
| LSF0204   | 4   | GPIO, SPI, MDIO, SMBus, PMBus, I2C, UART, SVID       |
| LSF0108   | 8   | GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I2C, SPI |

### 10.2 Typical Applications

#### 10.2.1 I<sup>2</sup>C PMBus, SMBus, GPIO, Application



**図 10-1. Bidirectional Translation to Multiple Voltage Levels**

### 10.2.1.1 Design Requirements

#### 10.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF family has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF family for bidirectional application (I2C, SMBus, PMBus, or MDIO).

**表 10-2. Application Operating Condition**

| SYMBOL                            | PARAMETER                    | MIN          | TYP | MAX    | UNIT |
|-----------------------------------|------------------------------|--------------|-----|--------|------|
| Vref_A                            | Reference voltage (A)        | 0.8          |     | 4.5    | V    |
| Vref_B                            | Reference voltage (B)        | Vref_A + 0.8 |     | 5.5    | V    |
| V <sub>I(EN)</sub> <sup>(1)</sup> | Input voltage on EN terminal | 0            |     | Vref_A | V    |
| Vpu                               | Pull-up supply voltage       | 0            |     | Vref_B | V    |

(1) Refer V<sub>IH</sub> and V<sub>IL</sub> for V<sub>I(EN)</sub>

Also Vref\_B is recommended to be at 1.0 V higher than Vref\_A for best signal integrity.

The LSF Family is able to set different voltage translation level on each channel.

#### Note

Vref\_A must be set as lowest voltage level.

### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Bidirectional Translation

The controller output driver may be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

#### Note

However, if either output is push-pull, data must be unidirectional or the outputs must be 3-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

In [图 10-1](#), the reference supply voltage (Vref\_A) is connected to the processor core power supply voltage. When Vref\_B is connected through to a 3.3 V Vpu power supply, and Vref\_A is set 1.0V. The output of A3 and B4 has a maximum output voltage equal to Vref\_A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to Vpu.

#### 10.2.1.2.1.1 Pull-Up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, to calculate the pull-up resistor value use [式 1](#).

$$R_{pu} = (V_{pu} - 0.35 \text{ V}) / 0.015 \text{ A} \quad (1)$$

[表 10-3](#) summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device.

**表 10-3. Pullup Resistor Values**


| PULLUP RESISTOR VALUE ( $\Omega$ ) |         |                     |         |                     |         |                     |
|------------------------------------|---------|---------------------|---------|---------------------|---------|---------------------|
| $V_{DDU}$                          | 15 mA   | 10 mA               | 3 mA    |                     |         |                     |
|                                    | NOMINAL | +10% <sup>(1)</sup> | NOMINAL | +10% <sup>(1)</sup> | NOMINAL | +10% <sup>(1)</sup> |
| 5 V                                | 310     | 341                 | 465     | 512                 | 1550    | 1705                |
| 3.3 V                              | 197     | 217                 | 295     | 325                 | 983     | 1082                |
| 2.5 V                              | 143     | 158                 | 215     | 237                 | 717     | 788                 |
| 1.8 V                              | 97      | 106                 | 145     | 160                 | 483     | 532                 |
| 1.5 V                              | 77      | 85                  | 115     | 127                 | 383     | 422                 |
| 1.2 V                              | 57      | 63                  | 85      | 94                  | 283     | 312                 |

(1) +10% to compensate for  $V_{DD}$  range and resistor tolerance

#### 10.2.1.2.2 LS Family Bandwidth

The maximum frequency of the LSF family is dependent on the application. The device may operate at speeds of >100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The LSF family behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

Figure 10-2 shows a bandwidth measurement of the LSF family using a two-port network analyzer.



**图 10-2. 3-dB Bandwidth**

The 3-dB point of the LSF family is  $\approx 600$  MHz; however, this measurement is an analog type of measurement. For digital applications, the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is important in determining the overall shape of the digital signal. In the case of the LSF family, a digital clock frequency of greater than 100 MHz may be achieved.

The LSF family does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the LSF family is being driven by standard CMOS totem pole output driver. Best practice is to minimize the trace length from the LSF family on the sink side (1.8 V) to minimize signal degradation.

All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or *knee*) in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

To calculate the maximum *practical* frequency component, or the *knee* frequency ( $f_{knee}$ ), use the following equations:

$$f_{knee} = 0.5/RT \text{ (10–80\%)} \quad (2)$$

$$f_{knee} = 0.4/RT \text{ (20–80\%)} \quad (3)$$

For signals with rise time characteristics based on 10- to 90-percent thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20% to 80% thresholds, which is very common in many of today's device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the LSF family close to the I<sup>2</sup>C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pullup resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

### 10.2.1.3 Application Curve





FIG 10-3. Captured Waveform From Above I<sup>2</sup>C Set-Up (1.8 V to 3.3 V at 2.5 MHz)

## 10.2.2 MDIO Application




**10-4. Typical Application Circuit (MDIO/Bidirectional Interface)**


### 10.2.2.1 Design Requirements

Refer to [Design Requirements](#).

### 10.2.2.2 Detailed Design Procedure


Refer to [Detailed Design Procedure](#)

### 10.2.2.3 Application Curve




**10-5. Captured Waveform From Above MDIO Setup**

### 10.2.3 Multiple Voltage Translation in Single Device, Application




#### 10.2.3.1 Design Requirements

Refer to [Design Requirements](#).

#### 10.2.3.2 Detailed Design Procedure

Refer to [Detailed Design Procedure](#)

#### 10.2.3.3 Application Curve



**10-6. Translation Down (3.3 V to 1.8 V) at 150 MHz**

## 11 Power Supply Recommendations

There are no power sequence requirements for the LSF Family. Refer to [セクション 10.2.1.1.1](#) for enabling and reference voltage guidelines.


## 12 Layout

### 12.1 Layout Guidelines


The signal integrity is highly related with pull-up resistor and PCB capacitance condition because LSF Family is switch-type level translator

- Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- Place LSF close to high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

### 12.2 Layout Example



12-1. Short Trace Layout



12-2. Device Placement




Figure 12-3. Waveform From TP1 (Pullup Resistor: 160- $\Omega$  and 50-pF Capacitance 3.3 to 1.8 V at 100 MHz)




Figure 12-4. Waveform From TP2 (Pullup Resistor: 160- $\Omega$  and 50-pF Capacitance 1.8 to 3.3 V at 100 MHz)

## 13 Device and Documentation Support

### 13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.5 Glossary


[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**LSF0204/LSF0204D**  
**YZP0012-C01**

**PACKAGE OUTLINE**  
**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

LSF0204/LSF0204D  
YZP0012-C01

**EXAMPLE BOARD LAYOUT**

**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY




NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 ([www.ti.com/lit/sbva017](http://www.ti.com/lit/sbva017)).

**LSF0204/LSF0204D**  
**YZP0012-C01**
**EXAMPLE STENCIL DESIGN****DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



4224761/A 01/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal



| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LSF0204DPWR  | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| LSF0204DRGYR | VQFN         | RGY             | 14   | 3000 | 330.0              | 12.4               | 3.75    | 3.75    | 1.15    | 8.0     | 12.0   | Q2            |
| LSF0204DRUTR | UQFN         | RUT             | 12   | 3000 | 180.0              | 9.5                | 1.9     | 2.3     | 0.75    | 4.0     | 8.0    | Q1            |
| LSF0204DYZPR | DSBGA        | YZP             | 12   | 3000 | 180.0              | 8.4                | 1.63    | 2.08    | 0.69    | 4.0     | 8.0    | Q2            |
| LSF0204PWR   | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| LSF0204RGYR  | VQFN         | RGY             | 14   | 3000 | 330.0              | 12.4               | 3.75    | 3.75    | 1.15    | 8.0     | 12.0   | Q2            |
| LSF0204RUTR  | UQFN         | RUT             | 12   | 3000 | 180.0              | 9.5                | 1.9     | 2.3     | 0.75    | 4.0     | 8.0    | Q1            |
| LSF0204YZPR  | DSBGA        | YZP             | 12   | 3000 | 180.0              | 8.4                | 1.63    | 2.08    | 0.69    | 4.0     | 8.0    | Q2            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LSF0204DPWR  | TSSOP        | PW              | 14   | 2000 | 364.0       | 364.0      | 27.0        |
| LSF0204DRGYR | VQFN         | RGY             | 14   | 3000 | 346.0       | 346.0      | 33.0        |
| LSF0204DRUTR | UQFN         | RUT             | 12   | 3000 | 184.0       | 184.0      | 19.0        |
| LSF0204DYZPR | DSBGA        | YZP             | 12   | 3000 | 182.0       | 182.0      | 20.0        |
| LSF0204PWR   | TSSOP        | PW              | 14   | 2000 | 364.0       | 364.0      | 27.0        |
| LSF0204RGYR  | VQFN         | RGY             | 14   | 3000 | 346.0       | 346.0      | 33.0        |
| LSF0204RUTR  | UQFN         | RUT             | 12   | 3000 | 184.0       | 184.0      | 19.0        |
| LSF0204YZPR  | DSBGA        | YZP             | 12   | 3000 | 182.0       | 182.0      | 20.0        |



OPTIONAL TERMINAL &amp; PIN 1 ID



4220310/A 11/2016

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




## EXAMPLE STENCIL DESIGN

RUT0012A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE: 30X

4220310/A 11/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**PW0014A**

## PACKAGE OUTLINE

**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**RGY 14**

**VQFN - 1 mm max height**

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4219040/A 09/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT



RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



SOLDER MASK DETAILS

4219040/A 09/2015

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).

# EXAMPLE STENCIL DESIGN

RGY0014A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:20X

4219040/A 09/2015

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとしします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated