

Technical documentation



Support & training



LP87702 JAJSLM6 – MARCH 2021

# LP87702 診断機能付きデュアル降圧コンバータ / 5V 昇圧回路

### 1 特長


**TEXAS** 

INSTRUMENTS

- SIL-2 (IEC 61508) までのシステム・レベルの機能安 全要求事項への対応に役立つ FMEDA と機能安全マ ニュアルを提供
- 2 つの高効率降圧 DC/DC コンバータ
  - 最大出力電流:3.5A
  - 2MHz、3MHz、4MHz のスイッチング周波数
  - PWM/PFM 自動切り替えおよび強制 PWM での 動作
  - 出力電圧:0.7V~3.36V
- 5V、600mAの昇圧コンバータ
- 外部電圧監視用の2つの入力
- 2 つのプログラム可能なパワー・グッド信号
- 診断専用の基準電圧
- リセット出力付きのウィンドウ・ウォッチドッグ
- スイッチングを同期するための外部クロック入力
- 拡散スペクトラム変調
- プログラム可能なスタートアップおよびシャットダウンの 遅延およびシーケンス (イネーブル信号に同期)
- 汎用出力 (GPO) を設定可能
- I<sup>2</sup>C 互換インターフェイス
- マスクをプログラム可能な割り込み機能
- 出力短絡および過負荷保護
- 過熱警告および保護
- 過電圧保護 (OVP) および低電圧誤動作防止 (UVLO)

# 2 アプリケーション

- ビル・オートメーション:
  - 自動ドアおよびゲート
  - モーション検出器 (PIR / モーション・センサ)
  - ビデオ監視:
    - 物体検出 (人間の追跡、人数計測)



- ファクトリ・オートメーション:
  - 産業用ロボット-安全エリア・スキャナ
  - 無人搬送車 (AGV)
  - レベル・トランスミッターセンシング
- 産業用輸送:
  - 交通違反の取り締まり
  - 交差点の監視
  - 道路および鉄道のセンサ
  - インテリジェント照明のセンサ
  - 家電製品:
  - AC 制御
  - 家電製品向けユーザー・インターフェイスとコネクティビティ・モジュール

### 3 概要

LP87702 は、セーフティ・クリティカル・アプリケーションを サポートするための 2 つの降圧 DC/DC コンバータ、5V 昇圧コンバータを内蔵しています。外部電源用の 2 つの 電圧監視入力と、ウィンドウ・ウォッチドッグを内蔵していま す。


PWM/PFM の自動切り替え (AUTO モード) 動作により、 降圧コンバータは広い出力電流範囲にわたって高い効率 が得られます。

ワンタイム・プログラマブル (OTP) メモリも搭載しており、 各注文用型番の OTP は所定のアプリケーション向けに 設定されています。各注文型番のデフォルトの OTP 設定 については、テクニカル・リファレンス・マニュアルを参照し てください。

#### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)				
LP87702	VQFN (32)	5.00mm × 5.00mm				

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



53

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



# **Table of Contents**

1	特長	. 1
2	アプリケーション	1
3	概要	. 1
	Revision History	
5	Pin Configuration and Functions	3
6	Specifications	. 5
	6.1 Absolute Maximum Ratings	. 5
	6.2 ESD Ratings	. 5
	6.3 Recommended Operating Conditions	5
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	6
	6.6 l <sup>2</sup> C Serial Bus Timing Parameters	12
	6.7 Typical Characteristics	14
7	Detailed Description	15
	7.1 Overview	15
	7.2 Functional Block Diagram	
	7.3 Feature Descriptions	
	7.4 Device Functional Modes	

7.5 Programming	41
7.6 Register Maps	
8 Application and Implementation	
8.1 Application Information	79
8.2 Typical Application	. 79
9 Power Supply Recommendations	.88
10 Layout	.88
10.1 Layout Guidelines	
10.2 Layout Example	. 89
11 Device and Documentation Support	.90
11.1 Third-Party Products Disclaimer	90
11.2 Receiving Notification of Documentation Updates.	. 90
11.3 サポート・リソース	.90
11.4 Trademarks	
11.5 静電気放電に関する注意事項	90
11.6 用語集	90
12 Mechanical, Packaging, and Orderable	
Information	. 90

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
March 2021	*	Initial Release



### **5** Pin Configuration and Functions




図 5-1. RHB Package 32-Pin VQFN With Thermal Pad Top View

#### 表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION			
NAME	NUMBER		DESCRIPTION			
AGND	4	G	Ground			
CLKIN	22	D/I/O	External clock input. Alternative function is general purpose digital output 2 (GPO2).			
EN1	19	D/I	ogrammable Enable 1 signal.			
FB_B0	2	A	Output voltage feedback for Buck0.			
FB_B1	3	A	Output voltage feedback for Buck1.			
GPO0	12	D/O	General purpose digital output 0.			
nINT	1	D/O	pen-drain interrupt output. Active LOW.			
NRST	11	D/I	Reset signal for the device.			
PG0	29	D/O	rogrammable power-good indication signal.			
PG1	32	D/O	Programmable power-good indication signal. Alternative function is general purpose digital output 1 (GPO1).			
PGND_B0	23, 24	P/G	Power ground for Buck0.			
PGND_B1	17, 18	P/G	Power Ground for Buck1.			
PGND_BST	10	P/G	Power ground for boost.			
SCL	20	D/I	Serial interface clock input for I2C access. Connect a pullup resistor. Alternative function is programmable to the enable 2 signal.			
SDA	21	D/I/O	Serial interface data input and output for I2C access. Connect a pullup resistor. Alternative function is programmable to the enable 3 signal.			
SW_B0	25, 26	P/O	Buck0 switch node.			
SW_B1	15, 16	P/O	Buck1 switch node.			
SW_BST	9	P/I	Boost input.			
VANA	5	Р	Supply voltage for analog and digital blocks. Must be connected to same node with VIN_Bx.			



### 表 5-1. Pin Functions (continued)

PIN		PIN TYPE DESCRIPTION		
NAME	NUMBER		DESCRIPTION	
VMON1	30	A/I	Voltage monitoring input 1.	
VMON2	31	A/I	Voltage monitoring input 2.	
VIN_B0	27, 28	P/I	Input for Buck0. The separate power pins VIN_Bx are not connected together internally – VIN_Bx pins must be connected together in the application and be locally bypassed.	
VIN_B1	13, 14	P/I	Input for Buck1. The separate power pins VIN_Bx are not connected together internally – VIN_Bx pins must be connected together in the application and be locally bypassed.	
VOUT_BST	VOUT_BST 8 P/O Boost output.		Boost output.	
WD_RESET	6	D/O	Reset output from window watchdog	
WDI	7	D/I	Digital input signal for window watchdog	
Thermal pad	N/A	G		
A: Analog Pin,	A: Analog Pin, D: Digital Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin			



### **6** Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		MIN	MAX	UNIT
VIN_B0, VIN_B1, SW_BST, VANA	Voltage on input power connections	-0.3	6	V
SW_B0, SW_B1	Voltage on buck switch nodes	-0.3	(VIN_Bx + 0.3 V) with 6-V maximum	V
FB_B0, FB_B1	Voltage on buck voltage sense nodes	-0.3	(VANA + 0.3 V) with 6- V maximum	V
VOUT_BST	Voltage on boost output	-0.3	6	V
SCL (EN2), SDA (EN3), VMON1, VMON2	Voltage on voltage monitoring pins	-0.3	(VANA + 0.3 V) with 6- V maximum	V
NRST, EN1, nINT	Voltage on logic pins (input or output pins)	-0.3	6	V
PG0, PG1 (GPO1), GPO0, CLKIN (GPO2), WDI, WD_RESET	Voltage on logic pins (input or output pins)	-0.3	(VANA + 0.3 V) with 6- V maximum	V
T <sub>J-MAX</sub>	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
Maximum lead temperate	ure (soldering, 10 sec.)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q10	0-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V	
	Q100-011	Corner pins (1, 8, 9, 16, 17, 24, 25, 32)	±750		

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
INPUT VOLTAGE			L. L	
VIN_B0, VIN_B1, SW_BST, VANA	Voltage on input power connections	2.8	5.5	V
VMON1, VMON2	Voltage on voltage monitoring pins	0	5.5	V
NRST, EN1, EN2, EN3, nINT	Voltage on logic pins (input or output pins)	0	5.5	
PG0, PG1 (GPO1), GPO0, CLKIN (GPO2), WDI, WD_RESET	Voltage on logic pins (input or output pins)	0	VANA	V
SCL, SDA	Voltage on I2C interface, Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), and High-Speed (3.4 MHz) Modes	0	1.95	V
	Voltage on I2C interface, Standard (100 kHz), Fast (400 kHz), and Fast+ (1 MHz) Modes	0	VANA with 3.6-V maximum	V
TEMPERATURE	· · ·			
Junction temperature, T <sub>J</sub>		-40	140	°C



over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT	
Ambient temperature, T <sub>A</sub>	-40	125	°C	Ĺ

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RHB (VQFN)	UNIT
		32 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.7	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	17.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	5.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
Ψјв	Junction-to-board characterization parameter	5.6	°C/W
R <sub>θJCbot</sub>	Junction-to-case (bottom) thermal resistance	1.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **6.5 Electrical Characteristics**

Limits apply over the junction temperature range  $-40^{\circ}C \le T_{J} \le 140^{\circ}C$ , specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>VOUT\_Bx</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.3 V, V<sub>OUT\_BST</sub> = 5 V and V<sub>OUT\_Bx</sub> = 1 V, unless otherwise noted. <sup>(1) (2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNA	AL COMPONENTS					
C <sub>IN_BUCK</sub>	Input filtering capacitance for buck converters	Effective capacitance, connected from VIN_Bx to PGND_Bx	1.9	10		μF
С <sub>ОUT_ВUC</sub> к	Output filtering capacitance for buck converters	Effective total capacitance. Maximum includes POL capacitance	15	22	100	μF
C <sub>OUT_BUC</sub> K_POL	Point-of-load (POL) capacitance for buck converters	Optional POL capacitance		22		μF
C <sub>OUT_BST</sub>	Output filtering capacitance for boost converter	Effective capacitance	10	22	40	μF
ESR <sub>C</sub>	Input and output capacitor ESR	[1-10] MHz		2	10	mΩ
	Inductor for buck converters	Inductance of the inductor		0.47		μH
L <sub>BUCK</sub>			-30%		30%	
	Inductor for boost converters	Inductance of the inductor, 2-MHz switching		1		
L <sub>BST</sub>		Inductance of the inductor, 4-MHz switching		1		μH
		Inductance of the inductor	-30%		30%	
DCRL	Inductor DCR			25		mΩ
BUCK CO	NVERTERS				I	
V <sub>(VIN_Bx)</sub> , V <sub>(VANA)</sub>	Input voltage range		2.8	3.3	5.5	V
		Programmable voltage range	0.7	1	3.36	V
V <sub>OUT_Bx</sub>	Output voltage	Step size, 0.7 V ≤ V <sub>OUT</sub> < 0.73 V		10		
	Output voltage	Step size, 0.73 V ≤ V <sub>OUT</sub> < 1.4 V		5		mV
		Step size, 1.4 V ≤ V <sub>OUT</sub> ≤ 3.36 V		20		
I <sub>OUT_Bx</sub>	Output current	Output current			3.5 <sup>(3)</sup>	А



Limits apply over the junction temperature range  $-40^{\circ}C \le T_{J} \le 140^{\circ}C$ , specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>VOUT\_Bx</sub>, V<sub>VOUT\_Bx</sub>, And I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.3 V, V<sub>OUT\_BST</sub> = 5 V and V<sub>OUT\_Bx</sub> = 1 V, unless otherwise noted. <sup>(1)</sup> (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Minimum voltage	$V_{(VIN\_Bx)} - V_{OUT, I_{OUT\_Bx}} \le 2 A$	0.8			
	difference between V <sub>(VIN_Bx)</sub> and V <sub>OUT_Bx</sub> for electrical characteristics	$V_{(VIN_Bx)} - V_{OUT,} I_{OUT_Bx} > 2 A$	1			V
	DC output voltage	Force PWM mode, V <sub>OUT</sub> < 1.0 V	-20		20	mV
	accuracy, includes voltage reference, DC	Force PWM mode, V <sub>OUT</sub> ≥ 1.0 V	-2%		2%	
	load and line regulations, process and temperature	PFM mode, V <sub>OUT</sub> < 1.0 V, the average output voltage level is increased by max. 20 mV	-20		40	mV
		PFM mode, V <sub>OUT</sub> ≥ 1.0 V, the average output voltage level is increased by max. 20 mV	-2%		2% + 20mV	
	Ripple voltage	PWM mode, $V_{OUT}$ = 1.2 V, $f_{SW}$ = 4 MHz, C <sub>OUT</sub> = 22 + 22 µF (GCM31CR71A226KE02)		5		mV <sub>p-p</sub>
	Nipple voltage	PFM mode, L = 0.47 μH, C <sub>OUT</sub> = 22 + 22 μF (GCM31CR71A226KE02)		25		по р-р
DC <sub>LNR</sub>	DC line regulation	I <sub>OUT</sub> = I <sub>OUT(max)</sub>		±0.05		%/V
DC <sub>LDR</sub>	DC load regulation in PWM mode	$V_{OUT_Bx}$ = 1.0 V, $I_{OUT}$ from 0 to $I_{OUT(max)}$		0.3%		
T <sub>LDSR</sub>	Transient load step response	$     I_{OUT} = 0 \text{ A to } 3 \text{ A}, T_R = T_F = 1  \mu \text{s}, \text{PWM} \\      mode, V_{VIN\_Bx} = 3.3 \text{V}, V_{OUT\_Bx} = 1.2 \text{ V}, C_{OUT} \\      = 22 + 22  \mu \overline{\text{F}},  \text{L} = 0.47  \mu \text{H},  f_{SW} = 4  \text{MHz} $		±65		mV
T <sub>LNSR</sub>	Transient line response	$V_{(VIN\_Bx)}$ stepping 3 V $\leftrightarrow$ 3.5 V, T <sub>R</sub> = T <sub>F</sub> = 10 µs, I <sub>OUT</sub> = I <sub>OUT(max)</sub>		±20		mV
	Forward current limit for both bucks (peak for every switching cycle)	Programmable range	1.5		4.5	
I <sub>LIM FWD</sub>		Step size	0.5			۸
		Accuracy, V <sub>(VIN_Bx)</sub> ≥ 3 V, I <sub>LIM</sub> = 4 A	-5%	7.5%	20%	A
		Accuracy, 2.8 V $\leq$ V <sub>(VIN_Bx)</sub> $<$ 3 V, I <sub>LIM</sub> = 4 A	-20%	7.5%	20%	
I <sub>LIM NEG</sub>	Negative current limit		1.6 2		3	А
R <sub>DS(ON)</sub> BUCK HS FET	On-resistance, high-side FET	Each phase, between VIN_Bx and SW_Bx pins (I = 1.0 A)		60		mΩ
R <sub>DS(ON)</sub> BUCK LS FET	On-resistance, low-side FET	Each phase, between SW_Bx and PGND_Bx pins (I = 1.0 A)		55	80	mΩ
	Switching frequency,	2-MHz setting or $V_{OUT_Bx} < 0.8 V$	1.8	2	2.2	
fsw	PWM mode	3-MHz setting and $V_{OUT_Bx} \ge 0.8 V$	2.7	3	3.3	MHz
	OTP programmable	4-MHz setting and $V_{OUT_Bx} \ge 1.1 V$	3.6	4	4.4	
	Start-up time (soft start)	From ENx to $V_{OUT_Bx}$ = 0.35 V (slew-rate control begins)		120		μs
	Overshoot during start-up				50	mV
	Output voltage slew- rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 010, V <sub>VOUT_Bx</sub> ≥ 0.7 V	-15%	10	15%	mV/µs
	Output voltage slew- rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 011, V <sub>VOUT_Bx</sub> ≥ 0.7 V	-15%	7.5	15%	mV/με
	Output voltage slew- rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 100, V <sub>VOUT_Bx</sub> ≥ 0.7 V	V –15% 3.8		15%	mV/µs
	Output voltage slew- rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 101, V <sub>VOUT_Bx</sub> ≥ 0.7 V	-15%	1.9	15%	mV/µs
	Output voltage slew- rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 110, V <sub>VOUT_Bx</sub> ≥ 0.7 V	-15%	0.94	15%	mV/µs
	Output voltage slew- rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 111, V <sub>VOUT_Bx</sub> ≥ 0.7 V	-15%	0.47	15%	mV/µs



Limits apply over the junction temperature range  $-40^{\circ}C \le T_J \le 140^{\circ}C$ , specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>VOUT\_Bx</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.3 V, V<sub>OUT\_BST</sub> = 5 V and V<sub>OUT\_Bx</sub> = 1 V, unless otherwise noted. <sup>(1)</sup> (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>PFM-PWM</sub>	PFM-to-PWM switch - current threshold <sup>(5)</sup>			520		mA
PWM-PFM	PWM-to-PFM switch - current threshold <sup>(5)</sup>			240		mA
	Output pull-down resistance	Converter disabled	75	125	175	Ω
BOOST C	ONVERTER			ÿ		
	Input voltage range for boost power inputs		2.8	3.3	4	V
V <sub>IN_BST</sub>	Input voltage range when bypass switch mode selected		4.5		5.5	V
		BOOST_VSET = 00		4.9		
	Output voltage, boost	BOOST_VSET = 01		5.0		V
V <sub>OUT_BST</sub>	mode	BOOST_VSET = 10		5.1		v
		BOOST_VSET = 11		5.2		
I <sub>OUT_BST</sub>	Output current	Both boost and bypass mode			0.6	Α
I <sub>LIM_BST</sub>	Output current limit	BOOST_ILIM = 00, V <sub>IN_BST</sub> < 3.6 V	0.8	1	1.3	Α
		BOOST_ILIM = 01, V <sub>IN_BST</sub> < 3.6 V	1.1	1.4	1.9	
		BOOST_ILIM = 10, V <sub>IN_BST</sub> < 3.6 V	1.5	1.9	2.3	
		BOOST_ILIM = 11, V <sub>IN_BST</sub> < 3.6 V	2.2	2.8	3.4	
V <sub>OUT_BST</sub> _DC	DC output voltage accuracy, includes voltage reference, DC load and line regulations, process and temperature. Boost mode	Default output voltage	-3%		3%	
V <sub>DROP</sub>	Voltage drop, bypass mode,	lout = 250 mA			83	mV
	Ripple voltage, boost mode	22 µF effective output capacitance		20		mV <sub>p-p</sub>
DC <sub>LDR</sub>	DC load regulation, boost mode	I <sub>OUT</sub> = 1 mA to I <sub>OUT(max)</sub>		0.3%		
T <sub>LDSR</sub>	Transient load step response, boost mode	$I_{OUT}$ = 1 mA to 250 mA, $T_R$ = $T_F$ = 1 µs, 22 µF effective output capacitance, VIN > 3 V	-220		220	mV
SHORT	Short circuit current limitation	During start-up, both boost and bypass mode. Short circuit current limit applies until $V_{OUT\_BST} = V_{IN\_BST}$		625		mA
R <sub>DS(ON)</sub> BST HS FET	On-resistance, high-side FET	Pin-to-pin, between SW_BST and VOUT_BST pins (I = 250 mA)		145	220	mΩ
R <sub>DS(ON)</sub> BST LS FET	On-resistance, low-side FET	Pin-to-pin, between SW_BST and PGND_BST pins (I = 250 mA)		90	175	mΩ
four	Switching frequency,	2-MHz setting	1.8	2	2.2	MHz
fsw	boost mode	4-MHz setting	3.6	4	4.4	MHz
	Start-up time, boost mode	From enable to boost VOUT within 3% of target value. $C_{OUT\_BST}$ = 22 µF		450		μs
	Output pull-down	Converter disabled		135		Ω



Limits apply over the junction temperature range  $-40^{\circ}C \le T_{J} \le 140^{\circ}C$ , specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>VOUT\_Bx</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.3 V, V<sub>OUT\_BST</sub> = 5 V and V<sub>OUT\_Bx</sub> = 1 V, unless otherwise noted. <sup>(1)</sup> (2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Nominal frequency	1		24	MHz
External input clock <sup>(6)</sup>	Nominal frequency step size		1		
	Required accuracy from nominal frequency	-30%		10%	
External clock detection	Delay for detecting loss of external clock, nominal internal clock, clock accuracy ±10%			1.8	
External clock detection	Delay for detecting valid external clock, nominal internal clock, clock accuracy ±10%			20	μs
Clock change delay (internal to external)	Delay from valid clock detection to use of external clock		600		μs
PLL output clock jitter	Cycle to cycle		300		ps, p-p
ORING FUNCTIONS					
	Voltage threshold, VANA_THRESHOLD = 0		3.3		N
	Voltage threshold, VANA_THRESHOLD = 1		5.0		V
VANA Voltage Monitoring	Voltage window, VANA_WINDOW = 00	±3%	±4%	±5%	
	Voltage window, VANA_WINDOW = 01	±4%	±5%	±6%	
	Voltage window, VANA_WINDOW = 10 or 11	±9%	±10%	±11%	
	VMONx_THRESHOLD = 000		0.65		
	VMONx_THRESHOLD = 001		0.8		
	VMONx_THRESHOLD = 010		1.0		
VMON1 and VMON2	VMONx_THRESHOLD = 011		1.1		
Voltage Monitoring Thresholds	/MONx_THRESHOLD = 100 1.2			V	
	VMONx THRESHOLD = 101		1.3		
	VMONx_THRESHOLD = 110		1.8		
	VMONx_THRESHOLD = 111		1.8		
	VMONx_WINDOW = 00, VMONx_THRESHOLD from 000 to 111	±1%	±2%	±3%	
VMON1 and VMON2	VMONx_WINDOW = 01, VMONx_THRESHOLD from 000 to 111	±2%	±3%	±4%	
Voltage Monitoring Windows	VMONx_WINDOW = 10, VMONx_THRESHOLD from 000 to 111	±3%	±4%	±5%	
	VMONx_WINDOW = 11, VMONx_THRESHOLD from 000 to 111	±5%	±6%	±7%	
	BUCKx_WINDOW = 00	±20	±30	±40	
Buck0 and Buck1 Voltage	BUCKx_WINDOW = 01	±37	±50	±63	m)/
Monitoring Windows	BUCKx_WINDOW = 10	±57	±70	±83	mV
	BUCKx_WINDOW = 11	±77	±90	±103	
	BOOST_WINDOW = 00	±0.6%	±2%	±3.4%	
	BOOST_WINDOW = 01	±2.6%	±4%	±5.4%	
Boost Voltage Monitoring	BOOST_WINDOW = 10	±4.6%	±6%	±7.4%	
	BOOST_WINDOW = 11	±6.6%	±8%	±9.4%	
	VANA, VMONx and BOOST monitoring	12		17	
Deglitch time	BUCKx monitoring	6		9	μs
ECTION FUNCTIONS					
	Temperature rising, TDIE_WARN_LEVEL = 0	115	125	135	
Thermal warning	Temperature rising, TDIE_WARN_LEVEL = 1	130	140	150	°C
5	Hysteresis		20		

Product Folder Links: LP87702



Limits apply over the junction temperature range  $-40^{\circ}C \le T_{J} \le 140^{\circ}C$ , specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>VOUT\_Bx</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.3 V, V<sub>OUT\_BST</sub> = 5 V and V<sub>OUT\_Bx</sub> = 1 V, unless otherwise noted. <sup>(1)</sup> (2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Thermal shutdown	Temperature rising	140	150	160	°C	
		Hysteresis		20		•	
	VANA Overvoltage	Voltage rising, VANA_OVP_SEL = 0	5.6	5.8	6.1		
		Voltage falling, VANA_OVP_SEL = 0	5.45	5.73	5.96	V	
VANA <sub>OVP</sub>		Voltage rising, VANA_OVP_SEL = 1	4.1	4.3	4.6	5	
		Voltage falling, VANA_OVP_SEL = 1	3.95	4.23	4.46		
		Hysteresis	40		200	mV	
VANA <sub>UVL</sub>	VANA Undervoltage	Voltage rising	2.51	2.63	2.75	v	
C	Lockout	Voltage falling	2.5	2.6	2.7	v	
	BUCKx short circuit detection	Threshold	0.32	0.35	0.45	V	
	Bypass short circuit current limit			270	420	mA	
OAD CU	RRENT MEASUREMENT F	OR BUCK CONVERTERS					
	Current measurement range	Current corresponding to maximum output code (note: maximum current for LP87702 buck is 3.5A)			10.22	A	
	Resolution	LSB		20		mA	
	Measurement accuracy	I <sub>OUT</sub> > 1A		<10%			
	Measurement time	Auto mode (automatically changing to PWM mode for the measurement)		50		μs	
		PWM mode			25		
CURREN							
	Shutdown current consumption	NRST = 0		1		μA	
	Standby current consumption, converters disabled	NRST = 1		9		μA	
	Active current consumption, one buck converter enabled in Auto mode, internal RC oscillator	I <sub>OUT_Bx</sub> = 0 mA, not switching		55		μA	
	Active current consumption, two buck converters enabled in Auto mode, internal RC oscillator	I <sub>OUT_Bx</sub> = 0 mA, not switching		90		μA	
	Active current consumption during PWM operation, one buck converter enabled	I <sub>OUT_Bx</sub> = 0 mA		15		mA	
	Active current consumption during PWM operation, two buck converters enabled	I <sub>OUT_Bx</sub> = 0 mA		27		mA	
	Active current consumption, Boost converter in PWM operation	I <sub>OUT_BST</sub> = 0 mA, f <sub>SW</sub> = 4 MHz		18		mA	
	PLL and clock detector current consumption	Additional current consumption when enabled, 2 MHz external clock		2		mA	



Limits apply over the junction temperature range  $-40^{\circ}C \le T_J \le 140^{\circ}C$ , specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>VOUT\_Bx</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.3 V, V<sub>OUT\_BST</sub> = 5 V and V<sub>OUT\_Bx</sub> = 1 V, unless otherwise noted. <sup>(1)</sup> (2)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
digitai Wdi	L INPUT SIGNALS SCL, SDA	A, NRST, EN1, EN2, EN3, CLKIN,			1	
V <sub>IL</sub>	Input low level					V
V <sub>IH</sub>	Input high level		1.2			v
V <sub>HYS</sub>	Hysteresis of Schmitt Trigger inputs		10	80	200	mV
	ENx, CLKIN, WDI pull- down resistance	ENx_PD = 1, CLKIN_PD = 1, WDI_PD = 1		500		kΩ
	NRST pull-down resistance	Always enabled		500		kΩ
DIGITAI	L OUTPUT SIGNALS nINT, S	DA			1	
v	Outrast laws laws!	SDA: I <sub>SOURCE</sub> = 20 mA			0.5	V
V <sub>OL</sub>	Output low level	nINT: I <sub>SOURCE</sub> = 2 mA			0.4	V
R <sub>P</sub>	External pull-up resistor for nINT	To VIO Supply		10		kΩ
DIGITAI WD_RE		D, PG1, GPO0, GPO1, GPO2,				
V <sub>OL</sub>	Output low level	I <sub>SOURCE</sub> = 2 mA			0.4	
V <sub>OH</sub>	Output high level, configured to push-pull	I <sub>SINK</sub> = 2 mA	V <sub>VANA</sub> - 0.4		V <sub>VANA</sub>	V
V <sub>PU</sub>	Supply voltage for external pull-up resistor, configured to open-drain				V <sub>VANA</sub>	
R <sub>PU</sub>	External pull-up resistor, configured to open-drain			10		kΩ
ALL DIO	GITAL INPUTS	· · ·			I	
1	Input ourront	All logic inputs except NRST, over pin voltage range, when PD not enabled	-1		1	μA
I <sub>LEAK</sub>	Input current	NRST, over pin voltage range. Other logic inputs when PD enabled.	-1		20	μA

(1) All voltage values are with respect to network ground.

(2) Minimum (MIN) and Maximum (MAX) limits are specified by design, test, or statistical analysis.

(3) The maximum output current can be limited by the forward current limit I<sub>LIM FWD</sub>. The maximum output current is also limited by the junction temperature and maximum average current over lifetime. The power dissipation inside the die increases the junction temperature and limits the maximum current depending of the length of the current pulse, efficiency, board and ambient temperature.
 (4) The slew-rate can be limited by the current limit (forward or negative current limit), output capacitance and load current. Applies when

internal oscillator is used.
(5) The final PFM-to-PWM and PWM-to-PFM switchover current varies slightly and is dependent on the output voltage, input voltage and

the inductor current level.(6) The external clock frequency must be selected so that buck switching frequency is above 1.7 MHz.




# 6.6 I<sup>2</sup>C Serial Bus Timing Parameters

	See <sup>(1)</sup> .		MIN MAX	UNIT	
		Standard mode	100	kHz	
		Fast mode	400	KI IZ	
SCL	CL Serial clock frequency	Fast mode +	1		
		High-speed mode, C <sub>b</sub> = 100 pF	3.4	MHz	
		High-speed mode, C <sub>b</sub> = 400 pF	1.7		
		Standard mode	4.7		
		Fast mode	1.3	μs	
t <sub>LOW</sub>	SCL low time	w time Fast mode + 0.5			
		High-speed mode, C <sub>b</sub> = 100 pF	160		
		High-speed mode, C <sub>b</sub> = 400 pF	320	ns	
		Standard mode	4		
		Fast mode	0.6	μs	
t <sub>HIGH</sub>	SCL high time	Fast mode +	0.26	μs	
		High-speed mode, C <sub>b</sub> = 100 pF	60		
		High-speed mode, C <sub>b</sub> = 400 pF	120	ns	
		Standard mode	250		
	Data setup time	Fast mode	100		
t <sub>SU;DAT</sub>		Fast mode +	50	ns	
		High-speed mode	10		
		Standard mode	0.01 3.45		
		Fast mode	0.01 0.9	μs	
t <sub>HD;DAT</sub>	Data hold time	Fast mode +	0.01	•	
		High-speed mode, C <sub>b</sub> = 100 pF	10 70		
		High-speed mode, C <sub>b</sub> = 400 pF	10 150	ns	
		Standard mode	4.7		
	Setup time for a start or a	Fast mode	0.6	μs	
<sup>t</sup> su;sta	repeated start condition	Fast mode +	0.26	•	
		High-speed mode	160	ns	
		Standard mode	4		
	Hold time for a start or a	Fast mode	0.6	μs	
HD;STA	repeated start condition	Fast mode +	0.26		
		High-speed mode	160	ns	
		Standard Mode	4.7		
BUF	Bus free time between a stop	Fast Mode	1.3	μs	
-001	and start condition	Fast mode +	0.5	I	
		Standard Mode	4		
		Fast Mode	0.6	μs	
SU;STO	Setup time for a stop condition	Fast mode +	0.26	P.0	
		High-speed mode	160	ns	
		Standard mode	1000	10	
		Fast mode	20+0.1 C <sub>b</sub> 300		
	Rise time of SDA signal	Fast mode +	20+0.1 C <sub>b</sub> 300	ne	
rDA	Rise time of SDA signal		120	ns	
		High-speed mode, $C_b$ = 100 pF High-speed mode, $C_b$ = 400 pF	20 160		



	See <sup>(1)</sup> .		MIN	MAX	UNIT	
		Standard mode		250		
		Fast mode	20+0.1 C <sub>b</sub>	250		
t <sub>fDA</sub>	Fall time of SDA signal	Fast mode +	20+0.1 C <sub>b</sub>	120	ns	
		High-speed mode, C <sub>b</sub> = 100 pF	10	80		
		High-speed mode, C <sub>b</sub> = 400 pF	20	160		
		Standard mode		1000		
		Fast mode	20+0.1 C <sub>b</sub>	300		
rCL	Rise time of SCL signal	Fast mode +		120	ns	
		High-speed mode, C <sub>b</sub> = 100 pF	10	40		
		High-speed mode, C <sub>b</sub> = 400 pF	20	80		
		Standard mode		1000		
	Rise time of SCL signal after a	Fast mode	20+0.1 C <sub>b</sub>	300		
t <sub>rCL1</sub>	repeated start condition and after an acknowledge bit	Fast mode +		120	ns	
		High-speed mode, C <sub>b</sub> = 100 pF	10	80		
		High-speed mode, C <sub>b</sub> = 400 pF	20	160		
		Standard mode		300		
		Fast mode	20+0.1 C <sub>b</sub>	300		
fCL	Fall time of a SCL signal	Fast mode +	20+0.1 C <sub>b</sub>	120	ns	
		High-speed mode, C <sub>b</sub> = 100 pF	10	40		
		High-speed mode, C <sub>b</sub> = 400 pF	20	80		
Cb	Capacitive load for each bus line (SCL and SDA)			400	pF	
	Pulse width of spike	Fast mode, Fast mode +		50		
SP	suppressed (Spikes shorter than indicated width are suppressed)	High-speed mode		10	ns	


(1)  $C_b$  refers to the capacitance of one bus line.  $C_b$  is expressed in pF units.



☑ 6-1. I<sup>2</sup>C Timing

### 6.7 Typical Characteristics

Unless otherwise specified:  $V_{IN} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $f_{SW}$  -setting 4 MHz,  $L0 = L1 = 0.47 \mu\text{H}$  (TOKO DFE252012PD-R47M),  $L2 = 1 \mu\text{H}$  (TFM252012ALMA1R0),  $C_{OUT\_BUCK} = 22 \mu\text{F}$ , and  $C_{POL\_BUCK} = 22 \mu\text{F}$ ,  $C_{OUT\_BOOST} = 22 \mu\text{F}$ . Measurements are done using connections in the 🗵 8-1.



## 7 Detailed Description

### 7.1 Overview

The LP87702 is a high-efficiency, high-performance power supply IC with two step-down DC/DC converters (Buck0 and Buck1) and boost converter for automotive and industrial applications. The input voltage range is from 2.8 V to 5.5 V. The typical application input voltage levels are 3.3 V and 5 V. VANA<sub>OVP</sub> is set to 4.3 V (typical) with 3.3 V input and boost enabled. The boost can be used as a load switch and VANA<sub>OVP</sub> is set to 5.8 V (typical) when input voltage is 5 V. VANA<sub>OVP</sub> is selected in OTP by VANA\_OVP\_SEL and is a fixed factory setting.  $\gtrsim$  7-1 lists the output characteristics of the various converters.

SUPPLY	OUTPUT						
JULL	V <sub>OUT</sub> RANGE (V)	RESOLUTION (mV)	I <sub>MAX</sub> MAXIMUM OUTPUT CURRENT (mA)				
Boost	4.9 to 5.2	100	600				
Buck0	0.7 to 3.36	10 (0.7 V to 0.73 V) 5 (0.73 V to 1.4 V) 20 (1.4 V to 3.36 V)	3500				
Buck1	0.7 to 3.36	10 (0.7 V to 0.73 V) 5 (0.73 V to 1.4 V) 20 (1.4 V to 3.36 V)	3500				

#### 表 7-1. Supply Specification

The LP87702 converters support switching clock synchronization to an external clock connected to CLKIN input. The external clock can be from 1 MHz to 24 MHz with 1-MHz steps. Alternatively, optional spread spectrum mode can be enabled to reduce EMI.

LP87702 features include diagnostics, monitoring, and protections for the devices internal and system level operation, which are the following:


- Soft start
- Input undervoltage lockout
- Programmable undervoltage or window (overvoltage and undervoltage) monitoring for the input (from VANA pin)
- Programmable undervoltage or window (overvoltage and undervoltage) monitoring for the buck and boost converter outputs
- Two inputs (VMONx) with programmable undervoltage or window (overvoltage and undervoltage) thresholds, for monitoring external rails in the system
- One dedicated power-good output (PG0) to which selected monitoring signals can be combined
- Second programmable power-good output (PG1), multiplexed with general purpose output (GPO1)
- Power good flags with maskable interrupt
- · Programmable window watchdog
- Buck and boost converter overload detection
- · Thermal warning with two selectable thresholds
- Thermal shutdown

#### LP87702 control interface:

- Up to three enable inputs (EN1, EN2, and EN3) with programmable power-up or power-down sequence control
- Optional I2C (multiplexed with EN2 and EN3 inputs)
- Interrupt signal (nINT) to host
- Reset input (NRST)
- One dedicated general purpose output (GPO0)
- Watchdog disable WD\_DIS, multiplexed with CLKIN/GPO2



### 7.2 Functional Block Diagram



### 7.3 Feature Descriptions

### 7.3.1 Step-Down DC/DC Converters

### 7.3.1.1 Overview

The LP87702 includes two high-efficiency step-down DC/DC converters. The buck converters deliver 0.7-V to 3.36-V regulated voltage rails from 2.8-V to 5.5-V input-supply voltage. The converters are designed for flexibility; most of the functions are programmable, thus optimizing the converter operation for each application:

- DVS support with programmable slew rate
- Automatic mode control based on the loading (PWM or PFM mode)
- Forced PWM mode option
- Optional external clock input to minimize crosstalk
- Optional spread spectrum technique to reduce EMI
- Synchronous rectification
- · Current mode loop with PI compensator
- Soft start
- Programmable output voltage monitoring with maskable interrupt and selectable connection PG0 or PG1
- Average output current sensing (for PFM entry and load current measurement)




Some of the key parameters that can be programmed through the registers (with default values set by OTP bits):

- Output voltage
- Forced PWM operation
- Switch current limit
- Output voltage slew rate
- Enable and disable delays with ENx pin control

There are two modes of operation for the buck converters, depending on the output current required: pulse width modulation (PWM) and pulse-frequency modulation (PFM). The converter operates in PWM mode at high load currents of approximately 520 mA or higher. Lighter output current loads will cause the converter to automatically switch into PFM mode for reduced current consumption when forced PWM mode is disabled. The forced PWM mode can be selected to maintain fixed switching frequency at all load currents. When buck is disabled, buck output is isolated from the input voltage rail. Output has an optional pulldown resistor.

☑ 7-1 shows a block diagram of a single buck converter.



Copyright © 2016, Texas Instruments Incorporated



### 7.3.1.2 Transition Between PWM and PFM Modes

The LP87702 buck converter operates in PWM mode at load current of about 520 mA or higher. The device automatically switches into PFM mode for reduced current consumption when forced PWM mode is disabled (AUTO mode operation) at lighter load current levels. A high efficiency is achieved over a wide output-load current range by combining the PFM and the PWM modes.

### 7.3.1.3 Buck Converter Load Current Measurement

Buck load current can be monitored through the I<sup>2</sup>C registers. The monitored buck converter is selected with the LOAD\_CURRENT\_BUCK\_SELECT bit in the SEL\_I\_LOAD register. A write to this selection register starts a current measurement sequence. The converter is forced to PWM mode during the measurement. The measurement sequence is 50 µs long at maximum. LP87702 can be configured to give out an I\_MEAS\_INT interrupt in the INT\_TOP\_1 register after the load current measurement sequence is finished. Load current measurement interrupt can be masked with I\_MEAS\_MASK bit in TOP\_MASK\_1 register. The measurement result can be read from I\_LOAD\_1 and I\_LOAD\_2 registers. The buck converter load current measurement result is 9-bit wide, with 8 LSB bits stored in I\_LOAD\_1 register and 1 MSB bit stored in I\_LOAD\_2 register. The single bit resolution is 20 mA, with a maximum load current value of 10.22 A.



### 7.3.2 Boost Converter

The LP87702 device integrates a boost converter with programmable output voltage from 4.9 V to 5.2 V in 0.1 V steps, and input voltage range from 2.8 V to 4 V. The boost converter has flexibility to support wide range of application conditions:

- Forced PWM operation
- Optional external clock input to minimize crosstalk
- Optional spread spectrum technique to reduce EMI
- Synchronous rectification
- Current mode loop with PI compensator
- Soft start
- Programmable output voltage monitoring with maskable interrupt and selectable connection to PG0 and PG1 or both

The following parameters can be programmed through the registers, with default values set by the OTP bits (unless otherwise noted):

- Output voltage level (BOOST\_VSET)
- Switch current limit (BOOST\_ILIM)
- Enable and disable delays when ENx pin control is used (BOOST\_DELAY register)
- Output pulldown resistor enable or disable when boost is disabled (BOOST\_RDIS\_EN bit, discharge is enabled by default)
- Output voltage monitoring enable or disable and monitoring window thresholds


The boost converter operates in forced PWM mode with fixed switching frequency across all load currents. When boost is disabled, boost output is isolated from the input voltage rail.

Boost converter supports an alternative operating mode as a bypass or load switch, with input voltage range from 4.5 V to 5.5 V. Operating mode is selected in OTP and is fixed; changing the mode on-the-fly is not supported.

#### 7.3.3 Spread-Spectrum Mode

Systems with periodic switching signals may generate a large amount of switching noise in a set of narrowband frequencies (the switching frequency and its harmonics). The usual solution to reduce noise coupling is to add EMI-filters and shields to the boards. The LP87702 device supports the spread-spectrum switching frequency modulation mode that is register controlled. This mode minimizes the need for output filters, ferrite beads, or chokes. The switching frequency varies between  $0.85 \times f_{SW}$  and  $f_{SW}$  in spread spectrum mode, where  $f_{SW}$  is switching the frequency selected in the OTP.  $\boxtimes$  7-2 shows how the spread spectrum modulation reduces conducted and radiated emissions by the converter and associated passive components and PCB traces. This feature is available only when internal RC oscillator is used (EN\_PLL is 0 in PLL\_CTRL register) and it is enabled with the EN\_SPREAD\_SPEC bit in CONFIG register, and it affects both buck converters and the boost converter.






Where a fixed frequency converter exhibits large amounts of spectral energy at the switching frequency, the spread spectrum architecture of the LP87702 spreads that energy over a large bandwidth.

#### 図 7-2. Spread Spectrum Modulation

#### 7.3.4 Sync Clock Functionality

The LP87702 device contains a CLKIN input to synchronize buck and boost converters' switching clock with the external clock.  $\boxtimes$  7-3 shows the block diagram of the clocking and PLL module. R 7-2 shows how the external clock is selected and interrupt is generated depending on the EN\_PLL bit in PLL\_CTRL register and the external clock availability. The interrupt can be masked with SYNC\_CLK\_MASK bit in TOP\_MASK\_1 register. The nominal frequency of the external input clock is set by EXT\_CLK\_FREQ[4:0] bits in PLL\_CTRL register and it can be from 1 MHz to 24 MHz with 1-MHz steps. The external clock must be inside accuracy limits (-30%/+10%) for valid clock detection.

The SYNC\_CLK\_INT interrupt in INT\_TOP\_1 register is also generated in cases the external clock is expected but it is not available. These cases are Startup (Read OTP-to-standby transition) when EN\_PLL = 1 and buck or boost converter is enabled (standby-to-active transition) when EN\_PLL = 1.



☑ 7-3. Clock and PLL Module



云 7-2. PLL Operation							
DEVICE OPERATION MODE	EN_PLL	PLL AND CLOCK DETECTOR STATE	INTERRUPT FOR EXTERNAL CLOCK	CLOCK			
STANDBY	0	Disabled	No	Internal RC			
ACTIVE	0	Disabled	No	Internal RC			
STANDBY	1	Enabled	When external clock disappears or appears	Automatic change to internal RC oscillator when External clock is not available			
ACTIVE	1	Enabled	When external clock disappears or appears	Automatic change to internal RC oscillator when External clock is not available			

= 7 0 DLL Oneration

### 7.3.5 Power-Up

The power-up sequence for the LP87702 is as follows:

- VANA (and VIN\_Bx) reach minimum recommended levels (V<sub>VANA</sub> > VANA<sub>UVLO</sub>).
- Driving the NRST input high initiates OTP read and enables the system I/O interface. Minimum delay from the NRST reset input rising edge to I2C write or read access is 1.2 ms.
- Device enters STANDBY mode. Watchdog operation starts.
- The host can change the default register setting by I<sup>2</sup>C if needed.
- The converters can be enabled or disabled and the GPOx signals can be controlled by ENx pins and by I<sup>2</sup>C interface.

#### 7.3.6 Buck and Boost Control

#### 7.3.6.1 Enabling and Disabling Converters

The buck converters can be enabled when the device is in STANDBY or ACTIVE state. There are two ways to enable and disable the buck converters:

- Using BUCKx\_EN bit in BUCKx\_CTRL\_1 register (BUCKx\_EN\_PIN\_CTRL bit is 00 in BUCKx\_CTRL\_1 register)
- Using ENx control pin (BUCKx\_EN bit is 1 in BUCKx\_CTRL\_1 register and BUCKx\_EN\_PIN\_CTRL bit is not 00 in BUCKx\_CTRL\_1 register)

Similarly there are two ways to enable and disable the boost converter:

- Using BOOST EN bit in BOOST CTRL register (BOOST EN PIN CTRL bit is 0 in BOOST CTRL register)
- Using ENx control pin (BOOST\_EN bit is 1 in BOOST\_CTRL register and BOOST\_EN\_PIN\_CTRL bit is not 00 in BOOST\_CTRL register)

If the ENx control pin is used to enable and disable, then the delay from the control signal rising edge to start-up is set by BUCKx\_STARTUP\_DELAY[3:0] bits in BUCKx\_DELAY register and BOOST\_STARTUP\_DELAY[3:0] bits in BOOST\_DELAY register. The delay from falling edge of control signal to shutdown is set by BUCKx\_SHUTDOWN\_DELAY[3:0] bits in BUCKx\_DELAY register and BOOST\_SHUTDOWN\_DELAY[3:0] bits in BOOST\_DELAY register. The delays are valid only when ENx pin control is used, not when converters are enabled by I<sup>2</sup>C write to BUCKx\_EN and BOOST\_EN bits.

The control of the converters (with 0-ms delays) is shown in  $\pm$  7-3.




	BUCKx_EN / BOOST_EN	BUCKx_EN_PIN_C TRL / BOOST_EN_PIN_C TRL	EN1 PIN	EN2 PIN	EN3 PIN	BUCKX OUTPUT VOLTAGE / BOOST OUTPUT VOLTAGE
Enable or disable control	0	Don't Care	Don't Care	Don't Care	Don't Care	Disabled
with BUCKx_EN/ BOOST_EN bit	1	00	Don't Care	Don't Care	Don't Care	BUCKx_VSET[7:0] / BOOST_VSET[1:0]
Enable or disable control	1	01	Low	Don't Care	Don't Care	Disabled
with EN1 pin	1	01	High	Don't Care	Don't Care	BUCKx_VSET[7:0] / BOOST_VSET[1:0]
Enable/disable control	1	10	Don't Care	Low	Don't Care	Disabled
with EN2 pin	1	10	Don't Care	High	Don't Care	BUCKx_VSET[7:0] / BOOST_VSET[1:0]
Enable or disable control	1	11	Don't Care	Don't Care	Low	Disabled
with EN3 pin	1	11	Don't Care	Don't Care	High	BUCKx_VSET[7:0] / BOOST_VSET[1:0]

#### 表 7-3. Converter Control

 $\boxtimes$  7-4 shows how the BUCKx converter is enabled by an ENx pin or by I<sup>2</sup>C write access. The soft-start circuit limits the in-rush current during start-up. The output voltage increase rate is typically 30 mV/µsec during soft start. The output voltage becomes slew-rate controlled when the output voltage rises to 0.35-V level. If there is a short circuit at the output and the output voltage does not increase above a 0.35-V level in 1 ms, the converter is disabled, and interrupt is set. When the output voltage rises above the undervoltage power-good threshold level the BUCKx PG INT interrupt flag in the INT BUCK register is set.

Power-good thresholds are defined by BUCKx\_WINDOW bits. A PGOOD\_WINDOW bit in PGOOD\_CTRL register sets the detection method for the valid buck output voltage, either undervoltage detection or undervoltage and overvoltage detection. The powergood interrupt flag can be masked using the BUCKx\_PGR\_MASK bit in the BUCK\_MASK register when reaching the valid output voltage. The power-good interrupt flag can also be generated when the output voltage becomes invalid. The interrupt mask for invalid output voltage detection is set by BUCKx\_PGF\_MASK bit in BUCK\_MASK register. When the window monitoring (under and overvoltage monitoring) is selected, the mask bits apply when voltage is crossing either threshold. A BUCKx\_PG\_STAT bit in BUCK\_STAT register shows always the validity of the output voltage; '1' means valid, and '0' means invalid output voltage.





BUCK\_MASK(BUCKx\_PGF\_MASK) = 0 BUCK\_MASK(BUCKx\_PGR\_MASK) = 0


### 図 7-4. Buck Converter Enable and Disable

⊠ 7-5 shows how the boost converter is enabled by an ENx pin or by I<sup>2</sup>C write access. The soft-start circuit limits the in-rush current during start-up. The output voltage increase rate is less than 100 mV/µsec during soft start. If there is a short circuit at the output and the output voltage does not reach the input voltage level in 1 ms, the converter is disabled, and the interrupt is set. When the output voltage reaches the power-good threshold level, the BOOST\_PG\_INT interrupt flag in INT\_BOOST register is set.

Power-good thresholds are defined by BOOST\_WINDOW bits. A PGOOD\_WINDOW bit in PGOOD\_CTRL register sets the detection method for the valid boost output voltage, either undervoltage detection or undervoltage and overvoltage detection. The power-good interrupt flag, when reaching valid output voltage, can be masked using BOOST\_PGR\_MASK bit in BOOST\_MASK register. The power-good interrupt flag can also be generated when the output voltage becomes invalid. The interrupt mask for invalid output voltage detection is set by the BOOST\_PGF\_MASK bit in BOOST\_MASK register. A BOOST\_PG\_STAT bit in the BOOST\_STAT register always shows the validity of the output voltage; '1' means valid and '0' means invalid output voltage.

The ENx input pins have integrated pulldown resistors. The pulldown resistors are enabled by default and host can disable those with ENx\_PD bits in CONFIG register.








### 7.3.6.2 Changing Buck Output Voltage

The output voltage of BUCKx converter can be changed by writing to the BUCKx\_VOUT register. The voltage change for buck converter is always slew-rate controlled, and the slew-rate is defined by the BUCKx\_SLEW\_RATE[2:0] bits in BUCKx\_CTRL\_2 register. The forced PWM mode is used automatically during a voltage change. When the programmed output voltage is achieved, the mode becomes the one defined by load current, and the BUCKx\_FPWM bit.

☑ **7-6** shows the voltage change and power-good interrupts.





BUCK\_MASK(BUCKx\_PGR\_MASK)=0

### 図 7-6. Buck Output Voltage Change

### 7.3.7 Enable and Disable Sequences

The LP87702 device supports programmable start-up and shutdown sequencing. An enable control signal is used to initiate the start-up sequence and to turn off the device according to the programmed shutdown sequence. Up to three enable inputs are available: EN1 is a dedicated enable input; EN2 and EN3 are multiplexed with I2C interface. The buck converter is selected for sequence control with:

- BUCKx\_CTRL\_1(BUCKx\_EN) = 1
- BUCKx\_CTRL\_1(BUCKx\_EN\_PIN\_CTRL) = 0x1 or 0x2 or 0x3, for EN1 or EN2 or EN3 control, respectively
- BUCKx\_VOUT.(BUCKx\_VSET[7:0]) = Required voltage when EN pin is high
- The delay from rising edge of EN pin to the converter enable is set by BUCKx\_DELAY(BUCKx\_STARTUP\_DELAY[3:0]) bits and
- The delay from falling edge of EN pin to the converter disable is set by BUCKx\_DELAY(BUCKx\_SHUTDOWN\_DELAY[3:0])

In the same way the boost converter is selected for delayed control with:

- BOOST\_CTRL(BOOST\_EN) = 1
- BOOST\_CTRL(BOOST\_EN\_PIN\_CTRL) = 0x1 or 0x2 or 0x3, for EN1. EN2, or EN3 control (respectively)
- BOOST\_CTRL(BOOST\_VSET[2:0]) = Required voltage when EN pin is high
- The delay from rising edge of EN pin to the converter enable is set by BOOST\_DELAY(BOOST\_STARTUP\_DELAY[3:0]) bits and
- The delay from falling edge of EN pin to the converter disable is set by BOOST\_DELAY(BOOST\_SHUTDOWN\_DELAY[3:0])

An example of start-up and shutdown sequences for buck converters are shown in  $\boxtimes$  7-7. The start-up and shutdown delays for Buck0 converter are 1 ms and 4 ms and for Buck1 converter 3 ms and 1 ms. The delay settings are used only for enable or disable control with the EN signal.




図 7-7. Start-up and Shutdown Sequencing Example

### 7.3.8 Window Watchdog

☑ 7-8 shows the LP87702 watchdog's operation (for an example, when the ENx pin is used for controlling power sequence and ENx pin is active).

WDI is the watchdog function input pin, and WD\_RESET is the reset output. The WDI pin needs pulsed within a certain timing window to avoid a watchdog expiration. The minimum pulse width is 100 µs. The watchdog expiration always causes a reset pulse at WD\_RESET output, otherwise the device behavior after watchdog expiration is programmable. WD\_RESET output polarity and mode, push-pull or open drain, are also programmable.

Watchdog default settings are read from OTP during device start-up. Default settings in WD\_CTRL\_1 and WD\_CTRL\_2 register can be over-written through the I2C (as long as WD\_LOCK bit is not set to 1). Writing WD\_LOCK = 1 in WD\_CTRL\_2 register locks watchdog settings until NRST input is driven low, power cycle or register reset by SW\_RESET.

表 7-4 shows how the long open, close, and open window periods are independently programmable. The watchdog enters the WD Reset state when the long open or open window expires before the WDI input is received. Also, the watchdog enters the WD Reset when the WDI is received during close window. Long open period can be extended by a I2C write to WD\_CTRL\_1 or WD\_CTRL\_2 register; the register access initializes the long open counter and the long open period restarts (except in Stop mode).

LP87702 behavior after WD expiration is programmable:

- When WD\_RESET\_CNTR\_SEL = 00, system restart is disabled and converters are maintained ON. WD\_RESET pin is active for 10 ms. Watchdog returns to Long Open mode.
- When WD\_RESET\_CNTR\_SEL = 01 (restart after first reset pulse), LP87702 performs shutdown sequence followed by start-up sequence so the converters are disabled and re-enabled according to the OTP programmed sequences. The device reloads OTP defaults when WD\_EN\_OTP\_READ = 1 during start-up. Settings valid before shutdown are maintained when the WD\_EN\_OTP\_READ = 0. WD\_RESET output pin is active for a period of (10 ms + maximum shutdown delay). Maximum shutdown delay can be selected as 7.5 ms (SHUTDOWN\_DELAY\_SEL = 0) or 15 ms (SHUTDOWN\_DELAY\_SEL = 1). After the restart watchdog returns to Long Open mode.
- The status bit (WD\_SYSTEM\_RESTART\_FLAG) is set to indicate that a system restart has happened. The status can be cleared by writing *1* to WD\_CLR\_SYSTEM\_RESTART\_FLAG. WD\_RESET\_CNTR\_SEL can




be set to 10 or 11 to select restart after 2 or 4 WD expirations, respectively. The current status of the reset counter is available in WD\_RESET\_CNTR\_STATUS. The reset counter can be cleared by writing WD\_CLR\_RESET\_CNTR to 1.

Watchdog settings in WD\_CTRL\_1 and WD\_CTRL\_2 registers are locked by setting the WD\_LOCK bit. WD\_SYSTEM\_RESTART\_FLAG and WD\_RESET\_CNTR\_STATUS can be cleared even if WD\_LOCK = 1.

Description above is for a case where ENx pin is used for controlling power sequence and ENx pin is active. Watchdog behavior can be slightly different depending on the OTP settings and the ENx pin state, which follows:

- When the ENx pin is used for controlling the power sequence and the ENx pin is not active, the shutdown sequence cannot be performed. WD\_RESET pulse length is fixed 31 ms.
- There is no OTP defined power sequence when the ENx pins are not used for power sequence control, and all converters and GPOs are enabled through the I2C. WD expiration does not cause a converter disable or enable sequence even when the OTP settings for the watchdog enable restart. In this case WD\_RESET pulse is 11 ms.





27-8. Watchdog Operation



表 7-4. Watchdog Window Periods							
CONTROL BIT	DEFAULT	VALUES					
WD_LONG_OPEN_TIME	ОТР	00 – 200 ms 01 – 600 ms 10 – 2000 ms 11 – 5000 ms					
WD_CLOSE_TIME	ОТР	00 – 10 ms 01 – 20 ms 10 – 50 ms 11 – 100 ms					

#### 7.3.9 Device Reset Scenarios

There are four reset methods implemented on the LP87702:

- Software reset with the SW\_RESET bit in the RESET register
- · NRST input signal low
- Undervoltage lockout (UVLO) reset from VANA supply
- Watchdog expiration (depending on the watchdog settings)

A SW reset occurs when the SW\_RESET bit is set to 1. The bit is automatically cleared after writing.  $\boxtimes$  7-14 shows how this event disables all the converters immediately, drives GPO signals low, resets all the register bits to the default values and the OTP bits are loaded. I<sup>2</sup>C interface is not reset during a software reset. The host must wait at least 1.2 ms after writing SW reset until making a new I2C read or write to the device.

If VANA supply voltage falls below the UVLO threshold level or the NRST signal is set low, then all the converters are disabled immediately, the GPOx signals are driven low, and all the register bits are reset to the default values. When the VANA supply voltage rises above the UVLO threshold level and the NRST signal rises above the threshold level, the OTP bits are loaded to the registers and a start-up is initiated according to the register settings. The host must wait at least 1.2 ms before reading or writing to the I2C interface.

Depending on the watchdog settings, the watchdog expiration can reset the device to the OTP default values.

#### 7.3.10 Diagnostics and Protection Features

The LP87702 provides four levels of protection features:

- Input and output voltage information. Non-valid voltage sets interrupt or PGx signal:
  - Validity of the output voltage of BUCK or BOOST converters
  - Validity of VANA, VMON1, and VMON2 input voltages
- Warnings causing interrupt:
  - Peak current limit detection in BUCK or BOOST converters
  - Thermal warning
- Protection events which are disabling the converters:
  - Short-circuit and overload protection for BUCK and BOOST converters
  - Input overvoltage protection (VANA<sub>OVP</sub>)
  - Watchdog expiration (optional, depends on the watchdog settings)
  - Thermal shutdown
- Protection events which are causing the device to shutdown:
  - Undervoltage lockout (VANA<sub>UVLO</sub>)
- Protections not causing interrupt or converter disable:
  - Negative current limit detection in the BUCK or BOOST converters

#### 7.3.10.1 Voltage Monitorings

The LP87702 device has programmable voltage monitoring for the BUCKx and BOOST converter output voltages and for VANA, VMON1, and VMON2 inputs. Monitoring of each signal is independently enabled in the PGOOD\_CTRL register. Voltage monitoring can be under-voltage monitoring only (PGOOD\_WINDOW = 0) or overvoltage and undervoltage monitoring (PGOOD\_WINDOW = 1). This selection is common for all enabled monitorings. taux 7.3.10.3 describes how the enabled monitoring signals are combined to generate power-



good (PG0 and PG1) and interrupts. Monitoring comparators have a dedicated reference and bias block, which is independent of the main reference and bias block.

Nominal level for the output voltage of BUCKx converter is set with BUCKx\_VSET in the BUCKx\_VOUT register. Overvoltage and undervoltage detection levels, with respect to nominal level, are selected with BUCKx\_WINDOW as  $\pm$  30 mV,  $\pm$  50 mV,  $\pm$  70 mV or  $\pm$  90 mV. Nominal level for the output voltage of the BOOST converter is set with BOOST\_VSET in the BOOST\_CTRL register. Available levels are 4.9 V, 5 V, 5.1 V, and 5.2 V. Overvoltage and undervoltage detection levels, with respect to nominal level, are selected with BOOST\_WINDOW as  $\pm$  2%,  $\pm$  4%,  $\pm$  6% or  $\pm$  8%. Converter monitoring window selection bits are in the PGOOD\_LEVEL\_3 register.

Input voltage of LP87702 is monitored at the VANA pin. Nominal level can be selected as 3.3 V or 5 V with the VANA\_THRESHOLD bit. Overvoltage and undervoltage detection levels are selected with VANA\_WINDOW as (nominal). VANA\_THRESHOLD and VANA\_WINDOW are set in the PGOOD\_LEVEL\_2 register.

VMON1 and VMON2 inputs can be used for monitoring external rails in the system. VMONx settings are defined in the PGOOD\_LEVEL\_1 and PGOOD\_LEVEL\_2 registers. Nominal value for the input level of VMONx is selected with VMONx\_THRESHOLD, between 0.65 V to 1.8 V. Higher voltage levels or levels not directly supported can be monitored using an external resistor divider. In this case VMONx\_THRESHOLD must be set as 0.65 V to have a high-impedance input, and the resistor divider must scale the monitored level down to 0.65 V at the VMONx pin. Overvoltage and undervoltage detection levels are selected with VMONx\_WINDOW as  $\pm$ 2%,  $\pm$  3%,  $\pm$  4% or  $\pm$  6%.

See  $\frac{1}{2}$  S

#### 7.3.10.2 Interrupts

The LP87702 sets the flag bits indicating what protection or warning conditions have occurred, and the nINT pin is pulled low. The nINT output pin is driven high after all the flag bits and pending interrupts are cleared.

Fault detection is indicated by the RESET\_REG\_INT interrupt flag bit set in the INT\_TOP\_2 register after the start-up event.



#### 表 7-5. Summary of Interrupt Signals

EVENT	SAFE STATE	INTERRUPT BIT	INTERRUPT MASK	STATUS BIT	RECOVERY/INTERRUPT CLEAR
Buck current limit triggered (20-µs debounce)	No effect	BUCK_INT = 1 BUCKx_ILIM_INT = 1	BUCKx_ILIM_MASK	BUCKx_ILIM_STAT	Write 1 to the BUCKx_ILIM_INT bit Interrupt is not cleared if the current limit is active.
Boost current limit triggered	No effect	BOOST_INT = 1 BOOST_ILIM_INT = 1	BOOST_ILIM_MASK	BOOST_ILIM_STAT	Write 1 to the BOOST_ILIM_INT bit. Interrupt is not cleared if the current limit is active.
Buck short circuit $(V_{VOUT} < 0.35V \text{ at 1 ms}$ after enable) or Overload $(V_{VOUT}$ decreasing below 0.35 V during operation, 1 ms debounce)	Converter disable	BUCKx_INT = 1 BUCKx_SC_INT = 1	N/A	N/A	Write 1 to the BUCKx_SC_INT bit.
Boost short circuit	Converter disable	BOOST_INT = 1 BOOST_SC_INT = 1	N/A	N/A	Write 1 to the BOOST_SC_INT bit.
Thermal warning	No effect	TDIE_WARN_INT) = 1	TDIE_WARN_MASK	TDIE_WARN_STAT	Write 1 to the TDIE_WARN_INT bit. Interrupt is not cleared if the temperature is above the thermal warning level.
Thermal shutdown	All converters disabled immediately and GPOx set to low	TDIE_SD_INT = 1	N/A	TDIE_SD_STAT	Write 1 to TDIE_SD_INT bit Interrupt is not cleared if temperature is above thermal shutdown level
VANA overvoltage (VANA <sub>OVP</sub> )	All converters disabled immediately and GPOx set to low	OVP_INT	N/A	OVP_STAT	Write 1 to the OVP_INT bit. Interrupt is not cleared if the VANA voltage is above the VANA <sub>OVP</sub> level.
Buck power-good, output voltage becomes valid.	No effect	BUCK_INT = 1 BUCKx_PG_INT = 1	BUCKx_PGR_MASK	BUCKx_PG_STAT	Write 1 to the BUCKx_PG_INT bit.
Buck power-good, output voltage becomes invalid	No effect	BUCK_INT = 1 BUCKx_PG_INT = 1	BUCKx_PGF_MASK	BUCKx_PG_STAT	Write 1 to the BUCKx_PG_INT bit.
Boost power-good, output voltage becomes valid.	No effect	BOOST_INT = 1 BOOST_PG_INT = 1	BOOST_PGR_MASK	BOOST_PG_STAT	Write 1 to the BOOST_PG_INT bit.
Boost power-good, output voltage becomes invalid.	No effect	BOOST_INT = 1 BOOST_PG_INT = 1	BOOST_PGF_MASK	BOOST_PG_STAT	Write 1 to the BOOST_PG_INT bit.
VMON1 power-good, input voltage becomes valid.	No effect	DIAG_INT = 1 VMON1_PG_INT = 1	VMON1_PGR_MASK	VMON1_PG_STAT	Write 1 to the VMON1_PG_INT bit.
VMON1 power-good, input voltage becomes invalid.	No effect	DIAG_INT = 1 VMON1_PG_INT = 1	VMON1_PGF_MASK	VMON1_PG_STAT	Write 1 to the VMON1_PG_INT bit.
VMON2 power-good, input voltage becomes valid.	No effect	DIAG_INT = 1 VMON2_PG_INT = 1	VMON2_PGR_MASK	VMON2_PG_STAT	Write 1 to the VMON2_PG_INT bit.
VMON2 power-good, input voltage becomes invalid.	No effect	DIAG_INT = 1 VMON2_PG_INT = 1	VMON2_PGF_MASK	VMON2_PG_STAT	Write 1 to the VMON2_PG_INT bit.
VANA power-good, input voltage becomes valid.	No effect	DIAG_INT = 1 VANA_PG_INT = 1	VANA_PGR_MASK	VANA_PG_STAT	Write 1 to the VANA_PG_INT bit.
VANA power-good, input voltage becomes invalid.	No effect	DIAG_INT = 1 VANA_PG_INT = 1	VANA_PGF_MASK	VANA_PG_STAT	Write 1 to the VANA_PG_INT bit.
External clock appears or disappears.	No effect to converters	SYNC_CLK_INT <sup>(1)</sup>	SYNC_CLK_MASK	SYNC_CLK_STAT	Write 1 to the SYNC_CLK_INT bit.
Load current measurement ready	No effect	I_MEAS_INT = 1	I_MEAS_MASK	N/A	Write 1 to the I_MEAS_INT bit.
Supply voltage VANA <sub>UVLO</sub> triggered (VANA falling)	Immediate shutdown, registers reset to default values	N/A	N/A	N/A	N/A
Supply voltage VANA <sub>UVLO</sub> triggered (VANA rising)	Start-up, registers reset to default values and OTP bits loaded	RESET_REG_INT = 1	RESET_REG_MASK	N/A	Write 1 to the RESET_REG_INT bit.



#### 表 7-5. Summary of Interrupt Signals (continued)

EVENT	SAFE STATE	INTERRUPT BIT	INTERRUPT MASK	STATUS BIT	RECOVERY/INTERRUPT CLEAR
Software requested reset	Immediate shutdown followed by powerup, registers reset to default values	RESET_REG_INT = 1	RESET_REG_MASK		Write 1 to the RESET_REG_INT bit.

(1) Interrupt generated during the Clock Detector operation and in case the Clock is not available when the Clock Detector is enabled.

#### 7.3.10.3 Power-Good Information to Interrupt, PG0, and PG1 Pins

LP87702 supports both interrupt based indication of the power-good levels for various voltage settings and uses two power-good signals, PG0 and PG1. The selection of monitored signals is independent for the interrupt (nINT) and PG0 and PG1 signals. Each signal can include the following:

- The output voltage of one or both BUCKx converters
- The output voltage of the BOOST converter
- Input voltage of VANA
- Input voltage of VMON1 and VMON2 or both
- Thermal warning

Z 7-9 shows the block diagram for power-good connections to PG0 and PG1 pins and interrupt.

Monitored signals are enabled in the PGOOD\_CTRL register. Converter output voltage monitoring (not current limit monitoring) can be selected for the indication. Monitoring is enabled by the EN\_PGOOD\_BUCKx and EN\_PGOOD\_BOOST bits. The monitoring is automatically masked to prevent it from forcing PGx inactive or causing an interrupt when a converter is disabled. Also, monitoring of VANA, VMON1, and VMON2 inputs can be independently enabled through the PGOOD\_CTRL register. The type of voltage monitoring for the PGx signals and nINT is selected by the PGOOD\_WINDOW bit. Only the undervoltage is monitored if the bit is 0 and the undervoltage and overvoltage are monitored if the bit is 1. See t = 723277.3.10.1 for voltage monitoring thresholds.

Monitoring interrupts from all the output rails, input rails, and thermal warning are combined to the nINT pin. Dedicated mask bits are used to select which interrupts control the state of the nINT pin. See 表 7-5 for summary of the interrupts, mask bits, and interrupt clearing.

Similarly, enabled monitoring signals from all the output rails, input rails, and thermal warning are combined to PG0 and PG1 output pins. Register bits (SEL\_PGx\_x in PG0\_CTRL and PG1\_CTRL) select which of the signals control the state of PG0 and PG1, respectively. The polarity and the output type (push-pull or open-drain) of PG0 and PG1 are selected by the PGx\_POL and PGx\_OD bits in the PG\_CTRL register.

PGx is only *active* or *asserted* when all monitored input voltages and all output voltages of the monitored and enabled converters are within the specified tolerance of the set target value.

PGx is *inactive* or *de-asserted* if any of the monitored input voltages or output voltages of the monitored and enabled converters are outside the specified tolerance of the set target value.

When PGx\_RISE\_DELAY = 1, PGx is set as *active* or *asserted* with 11 ms delay from the point of time where all the enabled power resource output voltages are within the specified tolerance for each requested or programmed output voltage.

Thermal shutdown and VANA overvoltage protection events force the PGx to the default state (the PGx are driven low, assuming the PGx polarity set in the OTP is active high).






図 7-9. Block Diagram of Power-Good Connections

LP87702 power-good detection has two operating modes selected in the OTP: gated (that is, *unusual*) or continuous (that is, *invalid*) mode of operation. These modes are described in  $\frac{1}{2}\frac{1}{2}\frac{1}{3}\frac{1}{$ 

### 7.3.10.3.1 PGx Pin Gated (Unusual) Mode

The PGx signal detects unexpected or unusual situations in this mode. Mode is selected by setting the PGx\_MODE bit to 0 in the PG\_CTRL register.

For the gated mode of operation, the PGx behaves as follows:

- PGx is set to active or asserted state upon exiting the OTP configuration as an initial default state.
- The PGx status is *active* or *asserted* during an 800-µs gated time period from the enable activation for each enabled rail, thereby *gating-off* the status indication.
- The PGx state typically remains *active* or *asserted* for normal conditions during normal power-up sequencing and requested voltage changes.
- The PGx status could change to *inactive* or *de-asserted* after an 800-µs gated time period if any output voltage is outside of regulation range during an abnormal power-up sequencing and requested voltage changes.
- Using the gated mode of operation could allow the PGx signal to initiate an immediate power shutdown sequence if the PGx signal is wired-OR with signal connected to the EN input. This type of circuit configuration provides a smart PORz function for processor that eliminates the need for additional components to generate PORz upon start-up and to monitor voltage levels of key voltage domains.

PGx signal is set inactive if the output voltage of a monitored buck or boost converter is invalid or the output voltage is not valid at 800 µs from the enable of the converter, which should be considered when selecting the BUCKx\_SLEW\_RATE setting. Keep the sum of the soft start time and slew rate controlled part of the voltage



ramp below 800 µs to avoid PGx triggering at start-up. In addition, the PGx is inactive when the invalid input voltage at VANA, VMON1, or VMON2 pin is detected.

Detected fault sets the corresponding fault bit in PG0\_FAULT or in PG1\_FAULT register. The detected fault must be cleared to continue the PGx monitoring. The over-voltage and thermal faults are cleared by writing 1 to the corresponding interrupt bits in INT\_TOP\_1 register. Converter, VMONx and VANA faults are cleared by writing 1 to the corresponding register bit in INT\_BUCK, INT\_BOOST, and INT\_DIAG register, respectively. An example of the PGx pin operation in gated mode is shown in  $\boxtimes$  7-10 and the different use cases for the PGx signal operation are summarized in  $\gtrless$  7-6.

V <sub>(VANA)</sub>		
VANA_UVLO		
State	Shut Read Standby Active	_
PGx pin	Clear fault	
EN		
EN (Buck1)	4ms 800us Timer	—
VOUT (Buck1)		
Powergood (Buck1)		
EN (Boost)	2ms 800us Timer	
VOUT (Boost)		
Powergood (Boost)		

図 7-10. PGx Pin Operation in Gated Mode.

#### 7.3.10.3.2 PGx Pin Operation in Continuous Mode

In this mode the PGx signal shows the validity of the requested voltages continuously. Mode is selected by setting the PGx\_MODE bit to 1 in the PG\_CTRL register.

For the continuous mode of operation, the PGx behaves as follows:

- PGx is set to active or asserted state upon exiting the OTP configuration as an initial default state.
- PGx is set to *inactive* or *de-asserted* as soon as the converter is enabled.
- PGx status begins indicating the output voltage regulation status immediately and continuously.
- PGx state changes between *inactive* or *deasserted* and active or asserted during power-up sequencing and requested voltage changes, depending on the output voltages being outside or inside of the regualtion ranges.

When an invalid output voltage of monitored converter is detected, the corresponding bit in the PG0\_FAULT or PG1\_FAULT register is set to 1 and the PGx signal becomes inactive. The PG0\_FAULT and PG1\_FAULT register bits are latched and maintain the fault information until host clears the fault bit by writing 1 to the bit. The PGx signal also indicates the interrupts from VANA, VMON1, and VMON2 inputs and thermal warning and shutdown. All are cleared by clearing the interrupt bits.

The PGx signal is set inactive when the converter voltage is transitioning from one target voltage to another.



The source for the fault can be read from PGx\_FAULT register when PGx signal becomes inactive. If the invalid output voltage becomes valid again the PGx signal becomes active. Thus the PGx signal shows all the time if the monitored output voltages are valid. X 7-11 shows an example of the PGx pin operation in continuous mode.

The PGx signal can also be configured so that it maintains the inactive state even when the monitored outputs are valid, but there are PG\_FAULT\_x bits pending clearance. This type of operation is selected by setting the PGOOD\_FAULT\_GATES\_PGx bit to 1.

$V_{(VANA)}$	
VANA_UVLO	
State	Shut Read Standby Active
PGx pin	
EN	
EN (Buck1)	4ms
VOUT (Buck1)	
Powergood (Buck1)	
EN (Boost)	2ms
VOUT (Boost)	/
Powergood (Boost)	

### 2 7-11. PGx Pin Operation in Continuous Mode

#### 7.3.10.3.3 Summary of PG0, PG1 Gated, and Continuous Operating Modes

表 7-6 summarizes the PGx behavior in different application scenarios, for the gated and continuous operating modes.



表 7-	-6. PGx	Operation	
------	---------	-----------	--

		PGx SIGNAL <sup>(1) (2)</sup>		
STATUS / USE CASE	CONDITION	GATED MODE PGx_MODE = 0	CONTINUOUS MODE PGx_MODE = 1	
Device start-up	Until device state is STANDBY	Low	Low	
Converter not selected for PGx monitoring	EN_PGOOD_x = 0	ОК	ОК	
Converter selected for PGx monitoring and disabled by host	BUCKx_EN / BOOST_EN = 0 OR (Pin ctrl AND EN = 0)	ОК	ОК	
Converter start-up delay ongoing	EN = 1	ОК	NOK	
Converter start-up until valid output voltage reached	Valid output voltage reached in 800 µs	ОК	NOK	
Converter start-up until valid output voltage reached	Valid output voltage not reached at 800 µs	NOK	NOK	
Output voltage within window limits after start-up	Must be inside limits longer than debounce time	ОК	ОК	
Output voltage spikes (over/ undervoltage)	If spikes are outside voltage monitoring threshold(s) longer than debounce time	NOK	NOK	
Voltage setting change, output voltage ramp		OK (if new voltage reached in 800 μs) NOK after 800 μs (if new voltage not reached at 800 μs)	NOK	
Output voltage within window limits after voltage change	Must be inside limits longer than debounce time	ОК	ОК	
Converter shutdown delay ongoing		ОК	ОК	
Buck converter disabled by host, slew-rate controlled ramp down ongoing		ОК	ОК	
Converter disabled by host, pulldown resistor active (if selected)		ОК	ОК	
Converter short-circuit interrupt pending (converter selected for PGx monitoring)	Faulty converter disabled by short- circuit detection BUCKx_SC_INT / BOOST_SC_INT = 1	NOK	NOK	
Thermal shutdown interrupt pending	Converters disabled by thermal shutdown detection TDIE_SD_INT = 1	NOK	NOK	
Input (VANA) overvoltage interrupt pending	Converters disabled by overvoltage detection OVP_INT = 1	NOK	NOK	
Supply voltage below VANA <sub>UVLO</sub>		Low	Low	

(1) NOK (Not OK) means faulty situation. PGx pin is inactive if at least one NOK situation is detected.

(2) PGx pin is generated from PG\_FAULT register bits and INT\_TOP\_1 register bits TDIE\_SD\_INT, OVP\_INT and INT\_TOP\_2(RESET\_REG\_INT) bit.

#### 7.3.10.4 Warning Interrupts for System Level Diagnostics

#### 7.3.10.4.1 Output Power Limit

The buck converters have programmable output peak current limits. The limits are individually programmed for both converters with BUCKx\_ILIM[2:0] bits. If the load current is increased so that the current limit is triggered, the converter continues to regulate to the limit current level (current peak regulation). The voltage may decrease if the load current is higher than limit current. If the current regulation continues for 20 µs, the LP87702 device sets the BUCKx\_ILIM\_INT bit and pulls the nINT pin low. The host processor can read the BUCKx\_ILIM\_STAT



bits to see if the converter is still in peak current regulation mode. During startup or output voltage ramp (output voltage change has been programmed) no interrupt is generated.

If the load is so high that the output voltage decreases below a 350-mV level, the LP87702 device disables the converter and sets the BUCKx\_SC\_INT bit. The interrupt is cleared when the host processor writes 1 to BUCKx\_SC\_INT bit.  $\boxtimes$  7-12 shows the Buck overload situation.




図 7-12. Buck Overload Situation

The boost converter has programmable output peak current limits. The limits are set with the BOOST\_ILIM bits. If the load current is increased so that the current limit is triggered, the converter continues to regulate to the limit current level (current peak regulation). The voltage may decrease if the load current is higher than limit current. If the current regulation continues for 64  $\mu$ s, the LP87702 device sets the BOOST\_ILIM\_INT bit and pulls the nINT pin low. The host processor can read the BOOST\_ILIM\_STAT bits to see if the converter is still in peak current regulation mode.

If the load is so high that the output voltage decreases 150 mV (typical) below the input voltage level, then the converter is disabled after 1 ms. If the output voltage decreases to 2.5 V, boost stops switching. After 1 ms the deglitch time boost is fully disabled and the interrupt BOOST\_SC\_INT bit is set. The interrupt is cleared when the host processor writes 1 to the BOOST\_SC\_INT bit.  $\boxtimes$  7-13 shows the Boost overload situation.




図 7-13. Boost Overload Situation

The buck converters have a fixed current limit for negative output peak current ( $I_{LIM\_NEG}$ ). When the negative coil current increases, it is limited below  $I_{LIM\_NEG}$ , the converter continues to operate and no interrupt is generated. The boost converter's negative peak current limit operation is similar and the limit value is 1.4 A (typical).

#### 7.3.10.4.2 Thermal Warning

The LP87702 device includes a protection feature against over-temperature by setting an interrupt for the host processor. The thermal warning's threshold level is selected with the TDIE\_WARN\_LEVEL bit.

If the LP87702 device temperature increases above the thermal warning level, the device sets the TDIE\_WARN\_INT bit and pulls the nINT pin low. The status of the thermal warning can be read from the TDIE\_WARN\_STAT bit and the interrupt is cleared by writing 1 to the TDIE\_WARN\_INT bit. The thermal warning interrupt can be masked by setting the TDIE\_WARN\_MASK bit to 1.

#### 7.3.10.5 Protections Causing Converter Disable

If the converter is disabled because of protection or fault (short-circuit protection, thermal shutdown, overvoltage protection, or undervoltage lockout), the output power FETs are set to high-impedance mode, and the output pulldown resistor is enabled (if enabled with BUCKx\_RDIS\_EN and BOOST\_RDIS\_EN bits). The turnoff time of the output voltage is defined by the output capacitance, load current, and the resistance of the integrated pulldown resistor. The pulldown resistors are active as long as the VANA voltage is above the 1.2-V level (approximately).

#### 7.3.10.5.1 Short-Circuit and Overload Protection

A short-circuit protection feature allows the LP87702 to protect itself and external components against short circuiting at the output or against overloading during start-up. A short-circuit at the buck converter output is detected during start-up when the output voltage is below 350 mV (typical) 1 ms after the buck converter is



enabled. The fault threshold is 150 mV (typical) below the input voltage level for boost. Boost converter is disabled if the output voltage is below the threshold level 1 ms after the boost converter is enabled.

In a similar way, the overload situation is protected during normal operation. If the feedback-pin voltage of the buck converter falls below 0.35 V and remains below the threshold level for 1 ms, the buck converter is disabled. If the output voltage of the boost converter decreases 150 mV below the input voltage level, the converter is disabled after 1 ms. If the output voltage decreases to 2.5 V, the boost is disabled immediately.

The BUCKx\_SC\_INT and the BUCK\_INT bits are set to 1, the BUCKx\_STAT bit is set to 0, and the nINT signal is pulled low in the buck converter, the short-circuit, and overload situations. The BOOST\_SC\_INT and the BOOST\_INT bits are set to 1, the BOOST\_STAT bit is set to 0, and the nINT signal is pulled low in the boost converter, short-circuit, and overload situations. The host processor clears the interrupt by writing 1 to the BUCKx\_SC\_INT or BOOST\_SC\_INT bit. The converter makes a new start-up attempt upon clearing the interrupt, if the converter is in the enabled state.

#### 7.3.10.5.2 Overvoltage Protection

The LP87702 device monitors the input voltage from the VANA pin in the standby and active operation modes. If the input voltage rises above the VANA<sub>OVP</sub> voltage level, all the converters are disabled immediately (without switching ramp or shutdown delays), the pulldown resistors discharge the output voltages (BUCKx\_RDIS\_EN = 1 and BOOST\_RDIS\_EN = 1), the GPOs are set to the logic low level, the nINT signal is pulled low, the OVP\_INT bit is set to 1, and BUCKx\_STAT and BOOST\_STAT bits are set to 0. The host processor clears the interrupt by writing 1 to the OVP\_INT bit. If the input voltage is above over-voltage detection level, the interrupt is not cleared. The host can read the status of the overvoltage from the OVP\_STAT bit. Converters cannot be enabled as long as the input voltage is above over-voltage detection level or the overvoltage interrupt is pending.

#### 7.3.10.5.3 Thermal Shutdown

The LP87702 has an overtemperature protection function that operates to protect itself from short-term misuse and overload conditions. The converters are disabled immediately (without switching ramp or shutdown delays), the TDIE\_SD\_INT bit is set to 1, the nINT signal is pulled low, and the device enters STANDBY when the junction temperature exceeds around 150°C. The nINT is cleared by writing 1 to the TDIE\_SD\_INT bit. If the temperature is above thermal shutdown level, the interrupt is not cleared. The host can read the status of the thermal shutdown from the TDIE\_SD\_STAT bit. Converters cannot be enabled as long as the junction temperature is above the thermal shutdown level or the thermal shutdown interrupt is pending.

#### 7.3.10.6 Protections Causing Device Power Down

#### 7.3.10.6.1 Undervoltage Lockout

The buck and boost converters are disabled immediately (without switching ramp or without any shutdown delays), and the output capacitor is discharged using the pulldown resistor, and the LP87702 device enters SHUTDOWN when the input voltage falls below VANA<sub>UVLO</sub> at the VANA pin. The device powers up to STANDBY state when the V<sub>(VANA)</sub> voltage is above the VANA<sub>UVLO</sub> threshold level.

If the reset interrupt is unmasked by default (RESET\_REG\_MASK = 0 in TOP\_MASK\_2 register), the RESET\_REG\_INT interrupt in the INT\_TOP\_2 register indicates that the device has been in SHUTDOWN. The host processor must clear the interrupt by writing 1 to the RESET\_REG\_INT bit. If the host processor reads the RESET\_REG\_INT flag after detecting an nINT low signal, it detects that the input supply voltage has been below the VANA<sub>UVLO</sub> level (or the host has requested reset with the RESET(SW\_RESET) bit), and the registers are reset to the default values.

#### 7.3.11 OTP Error Correction

LP87702 supports the OTP bit error detection and 1-bit error correction per five registers. The ECC\_STATUS register bit SED is set if a single bit error was detected and corrected. DED bit is set in case two bit errors have been detected in any bank of five registers.

#### 7.3.12 Operation of GPO Signals

The LP87702 device supports up to 3 general purpose output (GPO) signals. The GPO1 signal is multiplexed with the PG1 signal and GPO2 signal is multiplexed with the CLKIN and WD\_DIS signals. The selection between signal use are set with the GPO1\_SEL and GPO2\_SEL bits in the GPO\_CONTROL\_2 register.



The type of output, either push-pull (with  $V_{(VANA)}$  level) or open drain, are set with the GPO0\_OD and GPO1\_PG1\_OD bits in the GPO\_CONTROL\_1 register and the GPO2\_OD bit in the GPO\_CONTROL\_2 register.

The logic level of the GPOx pins are is set by the GPO0\_OUT and GPO1\_OUT bits in the GPO\_CONTROL\_1 register and the GPO2\_OUT bit in the GPO\_CONTROL\_2 register.

The control of the GPOs can be included to start-up and shutdown sequences. The GPO control for a sequence with ENx pin is selected by the GPOx\_EN\_PIN\_CTRL bits. The delays during start-up and shutdown are set by bits in the GPOx\_DELAY registers.

#### 7.3.13 Digital Signal Filtering

The digital signals have a debounce filtering. The signal or supply is sampled with a clock signal and a counter. This results as an accuracy of one clock period for the debounce window.

		RISING EDGE	FALLING EDGE
EVENT	SIGNAL/SUPPLY	LENGTH	LENGTH
Enable or Disable for BUCKx, BOOST, or GPOx	ENx	3 µs <sup>(1)</sup>	3 μs <sup>(1)</sup>
VANA undervoltage lockout	VANA	Immediate (VANA voltage rising)	Immediate (VANA voltage falling)
VANA overvoltage	VANA	1 μs (VANA voltage rising)	1 µs (VANA voltage falling)
Thermal warning	TDIE_WARN_INT	20 µs	20 µs
Thermal shutdown	TDIE_SD_INT	20 µs	20 µs
Current limit, BUCKx		20 µs	20 µs
Current limit, BOOST		64 µs	64 µs
Overload	FB_B0, FB_B1, VOUT_BST	1 ms	N/V
PGx pin and power-good interrupt (voltage monitoring)	PG0, PG1 / FB_B0, FB_B1	6 µs	6 µs
PGx pin and power-good interrupt (voltage monitoring)	PG0, PG1 / VOUT_BST, VANA, VMON1, VMON2	15 µs	15 µs

#### 表 7-7. Digital Signal Filtering

(1) No glitch filtering; only synchronization.


## 7.4 Device Functional Modes

#### 7.4.1 Modes of Operation

- **SHUTDOWN:** The V<sub>(VANA)</sub> voltage is below the VANA<sub>UVLO</sub> threshold level or the NRST signal is low. All switch, reference, control, and bias circuitry of the LP87702 device are turned off.
- **READ OTP:** The main supply voltage (V<sub>(VANA)</sub>) is above the VANA<sub>UVLO</sub> level and the NRST signal is high. The converters are disabled and the reference and bias circuitry of the LP87702 are enabled. The OTP bits are loaded to the registers. I2C access is not allowed during OTP read. ゼグション 7.3.8 shows how this also applies to the watchdog.
- **STANDBY:** The main supply voltage (V<sub>(VANA)</sub>) is above the VANA<sub>UVLO</sub> level and the NRST signal is high. All registers can be read or written by the host processor through the system serial interface. Watchdog is active and the WDI input is expected to toggle to avoid watchdog expiration. The converters are disabled and the LP87702's reference, control, and bias circuitry are enabled. The converters can be enabled if needed.
- **ACTIVE:** The main supply voltage (V<sub>(VANA)</sub>) is above the VANA<sub>UVLO</sub> level and the NRST signal is high. At least one converter is enabled. All registers can be read or written by the host processor through the system's serial interface. Watchdog is active and the WDI input is expected to toggle to avoid watchdog expiration.



⊠ 7-14 shows the operating modes and transitions between the modes. See  $\frac{1}{2}2$  7.3.8 for the window watchdog detailed operation.



☑ 7-14. Device Operation Modes.




## 7.5 Programming

#### 7.5.1 I<sup>2</sup>C-Compatible Interface

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the ICs connected to the bus. The two interface lines are the serial data line (SDA) and the serial clock line (SCL). Every device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock SCL. The SCL and SDA lines should each have a pull-up resistor placed somewhere on the line and remain HIGH even when the bus is idle. The LP87702 supports standard mode (100 kHz), fast mode (400 kHz), fast mode plus (1 MHz), and high-speed mode (3.4 MHz).

#### 7.5.1.1 Data Validity


The data on the SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when clock signal is LOW.



🛛 7-15. Data Validity Diagram

#### 7.5.1.2 Start and Stop Conditions


The LP87702 is controlled through an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitions from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transition from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.



☑ 7-16. Start and Stop Sequences

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. The I<sup>2</sup>C master can generate repeated START conditions during data transmission. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW.  $\boxtimes$  7-17 shows the SDA and SCL signal timing for the I<sup>2</sup>C-Compatible Bus.





☑ 7-17. I<sup>2</sup>C-Compatible Timing

#### 7.5.1.3 Transferring Data


Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LP87702 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LP87702 generates an acknowledge after each byte has been received.


There is one exception to the *acknowledge after every byte* rule. When the master is the receiver, it must indicate to the transmitter an end of data by not acknowledging (*negative acknowledge*) the last byte clocked out of the slave. This *negative acknowledge* still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

If the  $V_{(VANA)}$  voltage is below the VANA<sub>UVLO</sub> threshold level during I<sup>2</sup>C communication, the LP87702 device does not drive the SDA line. The ACK signal and data transfer to the master is disabled at that time.

注

The bus master sends a chip address after the START condition. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). A 0 indicates a WRITE and a 1 indicates a READ for the eighth bit. The second byte selects the register to which the data is written. The third byte contains data to write to the selected register.











図 7-19. Read Cycle (r = read; SDA = 1), id = Device Address = 60Hex for LP87702

#### 7.5.1.4 I<sup>2</sup>C-Compatible Chip Address

The device address for the LP87702 is 0x60. After the START condition, the  $I^2C$  master sends the 7-bit address followed by an eighth bit, read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.



A. Here device address is 1100000Bin = 60Hex.

#### 🛛 7-20. Device Address

#### 7.5.1.5 Auto Increment Feature

The auto-increment feature allows writing several consecutive registers within one transmission. The internal address index counter increments by one and the next register will be written every time an 8-bit word is sent to the LP87702.  $\ddagger$  7-8 below shows writing sequence to two consecutive registers. Note: the auto increment feature does not work for read.

#### 表 7-8. Auto-Increment Example

MASTER ACTION	START	DEVICE ADDRESS = 60H	WRITE		REGISTER ADDRESS		DATA		DATA		STOP
LP87702				ACK		ACK		ACK		ACK	

## 7.6 Register Maps

#### 7.6.1 Register Descriptions

The LP87702 is controlled by a set of registers through the system serial interface port. This register map describes the default values for the bits which are not read from OTP memory. The asterisk (\*) marking indicates the register bits which are updated from the OTP memory during the READ OTP state. OTP values for each orderable part number are described in a separate technical reference manual TRM.

#### 7.6.1.1 LP8770\_map Registers

 $\pm$  7-9 lists the memory-mapped registers for the LP8770\_map registers. All register offset addresses not listed in  $\pm$  7-9 should be considered as reserved locations and the register contents should not be modified.

Offset	Acronym Register Name	Section
0h	DEV_REV	セクション 7.6.1.1.2
1h	OTP_CODE	セクション 7.6.1.1.3
2h	BUCK0_CTRL_1	セクション 7.6.1.1.4
3h	BUCK0_CTRL_2	セクション 7.6.1.1.5
4h	BUCK1_CTRL_1	セクション 7.6.1.1.6
5h	BUCK1_CTRL_2	セクション 7.6.1.1.7
6h	BUCK0_VOUT	セクション 7.6.1.1.8
7h	BUCK1_VOUT	セクション 7.6.1.1.9
8h	BOOST_CTRL	セクション <b>7.6.1.1.10</b>
9h	BUCK0_DELAY	セクション 7.6.1.1.11
Ah	BUCK1_DELAY	セクション 7.6.1.1.12
Bh	BOOST_DELAY	セクション 7.6.1.1.13
Ch	GP00_DELAY	セクション 7.6.1.1.14
Dh	GPO1_DELAY	セクション 7.6.1.1.15
Eh	GPO2_DELAY	セクション 7.6.1.1.16
Fh	GPO_CONTROL_1	セクション 7.6.1.1.17
10h	GPO_CONTROL_2	セクション 7.6.1.1.18
11h	CONFIG	セクション 7.6.1.1.19
12h	PLL_CTRL	セクション 7.6.1.1.20
13h	PGOOD_CTRL	セクション 7.6.1.1.21
14h	PGOOD_LEVEL_1	セクション 7.6.1.1.22
15h	PGOOD_LEVEL_2	セクション 7.6.1.1.23
16h	PGOOD_LEVEL_3	セクション 7.6.1.1.24
17h	PG_CTRL	セクション 7.6.1.1.25
18h	PG0_CTRL	セクション 7.6.1.1.26
19h	PG0_FAULT	セクション 7.6.1.1.27
1Ah	PG1_CTRL	セクション 7.6.1.1.28
1Bh	PG1_FAULT	セクション 7.6.1.1.29
1Ch	WD_CTRL_1	セクション 7.6.1.1.30
1Dh	WD_CTRL_2	セクション 7.6.1.1.31
1Eh	WD_STATUS	セクション 7.6.1.1.32
1Fh	RESET	セクション 7.6.1.1.33
20h	INT_TOP_1	セクション 7.6.1.1.34

#### 表 7-9. LP8770\_MAP Registers

Offset	Acronym	Register Name	Section
21h	INT_TOP_2		セクション 7.6.1.1.35
22h	INT_BUCK		セクション 7.6.1.1.36
23h	INT_BOOST		セクション 7.6.1.1.37
24h	INT_DIAG		セクション 7.6.1.1.38
25h	TOP_STATUS		セクション 7.6.1.1.39
26h	BUCK_STATUS		セクション <b>7.6.1.1.40</b>
27h	BOOST_STATUS		セクション <b>7.6.1.1.41</b>
28h	DIAG_STATUS		セクション 7.6.1.1.42
29h	TOP_MASK_1		セクション 7.6.1.1.43
2Ah	TOP_MASK_2		セクション 7.6.1.1.44
2Bh	BUCK_MASK		セクション <b>7.6.1.1.45</b>
2Ch	BOOST_MASK		セクション 7.6.1.1.46
2Dh	DIAG_MASK		セクション 7.6.1.1.47
2Eh	SEL_I_LOAD		セクション <b>7.6.1.1.48</b>
2Fh	I_LOAD_2		セクション <b>7.6.1.1.49</b>
30h	I_LOAD_1		セクション 7.6.1.1.50
31h	FREQ_SEL		セクション 7.6.1.1.51
32h	BOOST_ILIM_CTRL		セクション 7.6.1.1.52
33h	ECC_STATUS		セクション 7.6.1.1.53
34h	WD_DIS_CTRL_CODE		セクション 7.6.1.1.54
35h	WD_DIS_CONTROL		セクション 7.6.1.1.55

Complex bit access types are encoded to fit into small table cells.  $\pm$  7-10 shows the codes that are used for access types in this section.

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default	Value	<u>.</u>
-n		Value after reset or the default value
Register Array Va	ariables	
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
У		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

表 7-10. LP8770\_map Access Type Codes

## 7.6.1.1.1 DEV\_REV Register (Offset = 0h) [reset = 0h]

DEV\_REV is shown in 図 7-19 and described in 表 7-11.

Return to 表 7-9.

#### ☑ 7-21. DEV\_REV Register

7	6	5	4	3	2	1	0
RESE	RESERVED DEVICE_ID						
R-	•0h		R-0h				

	表 7-11. DEV_REV Register Field Descriptions								
Bit	Field	Туре	Reset	Description					
7-6	RESERVED	R	0h						
5-3	DEVICE_ID	R	0h	Device specific ID code. (Default from OTP memory)					

#### 7.6.1.1.2 OTP\_CODE Register (Offset = 1h) [reset = 0h]

OTP\_CODE is shown in  $\boxtimes$  7-20 and described in  $\cancel{k}$  7-12.

Return to 表 7-9.

#### ☑ 7-22. OTP\_CODE Register

7	6	5	4	3	2	1	0
		OTP_	REV				
	R-0h						-0h

#### 表 7-12. OTP\_CODE Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7-2	OTP_ID	R	-	Identification Code of the OTP EPROM. (Default from OTP memory)				
1-0	OTP_REV	R	0h	Version number of the OTP ID. (Default from OTP memory)				

#### 7.6.1.1.3 BUCK0\_CTRL\_1 Register (Offset = 2h) [reset = 8h]

BUCK0\_CTRL\_1 is shown in 図 7-21 and described in 表 7-13.

Return to 表 7-9.

#### 27-23. BUCK0\_CTRL\_1 Register

7	6	5	4	3	2	1	0
RESE	RVED		BUCK0_FPWM	BUCK0_RDIS_ EN	BUCK0_EN_	PIN_CTRL	BUCK0_EN
R/V	V-0h		R/W-0h	R/W-1h	R/W	-0h	R/W-0h

#### 表 7-13. BUCK0\_CTRL\_1 Register Field Descriptions

				V .
Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0h	



Bit	Field	Туре	Reset	Description
4	BUCK0_FPWM	R/W	0h	Forces the BUCK0 converter to operate in PWM mode: 0 – Automatic transitions between PFM and PWM modes (AUTO mode). 1 – Forced to PWM operation. (Default from OTP memory)
3	BUCK0_RDIS_EN	R/W	1h	Enable output discharge resistor when BUCK0 is disabled: 0 – Discharge resistor disabled 1 – Discharge resistor enabled.
2-1	BUCK0_EN_PIN_CTRL	R/W	0h	Enable or disable control for BUCK0: 0x0 – only BUCK0_EN bit controls BUCK0 0x1 – BUCK0_EN bit AND EN1 pin control BUCK0 0x2 – BUCK0_EN bit AND EN2 pin control BUCK0 0x3 – BUCK0_EN bit AND EN3 pin control BUCK0 (Default from OTP memory)
0	BUCK0_EN	R/W	Oh	Enable BUCK0 converter: 0 – BUCK0 converter is disabled 1 – BUCK0 converter is enabled. (Default from OTP memory)

#### 表 7-13. BUCK0\_CTRL\_1 Register Field Descriptions (continued)

## 7.6.1.1.4 BUCK0\_CTRL\_2 Register (Offset = 3h) [reset = 1Ah]

BUCK0\_CTRL\_2 is shown in 図 7-22 and described in 表 7-14.

Return to 表 7-9.

## 図 7-24. BUCK0\_CTRL\_2 Register

7	6	5	4	3	2	1	0		
RESE	RVED		BUCK0_ILIM		BUCK0_SLEW_RATE				
R/V	V-0h		R/W-3h			R/W-2h			

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0h	
5-3	BUCK0_ILIM	R/W	3h	Sets the switch peak current limit of BUCK0. Can be programmed at any time during operation: 0x0 - 1.5  A 0x1 - 2.0  A 0x2 - 2.5  A 0x3 - 3.0  A 0x4 - 3.5  A 0x5 - 4.0  A 0x6 - 4.5  A 0x7 - Reserved (Default from OTP memory)
2-0	BUCK0_SLEW_RATE	R/W	2h	Sets the output voltage slew rate for BUCK0 converter (rising and falling edges): 0x0 - Reserved 0x1 - Reserved $0x2 - 10 \text{ mV/}\mu\text{s}$ $0x3 - 7.5 \text{ mV/}\mu\text{s}$ $0x5 - 1.9 \text{ mV/}\mu\text{s}$ $0x6 - 0.94 \text{ mV/}\mu\text{s}$ $0x7 - 0.47 \text{ mV/}\mu\text{s}$ (Default from OTP memory)

#### 表 7-14. BUCK0\_CTRL\_2 Register Field Descriptions

## 7.6.1.1.5 BUCK1\_CTRL\_1 Register (Offset = 4h) [reset = 8h]

BUCK1\_CTRL\_1 is shown in  $\boxtimes$  7-23 and described in  $\cancel{B}$  7-15.

Return to 表 7-9.

図 7-25.	BUCK1	CTRL 1	l Register

7	6	5	4	3	2	1	0
	RESERVED		BUCK1_FPWM	BUCK1_RDIS_ EN	BUCK1_EN_	PIN_CTRL	BUCK1_EN
	R/W-0h		R/W-0h	R/W-1h	R/W-	0h	R/W-0h

#### 表 7-15. BUCK1\_CTRL\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0h	
4	BUCK1_FPWM	R/W	Oh	Forces the BUCK1 converter to operate in PWM mode: 0 – Automatic transitions between PFM and PWM modes (AUTO mode). 1 – Forced to PWM operation. (Default from OTP memory)
3	BUCK1_RDIS_EN	R/W	1h	Enable output discharge resistor when BUCK1 is disabled: 0 – Discharge resistor disabled 1 – Discharge resistor enabled.
2-1	BUCK1_EN_PIN_CTRL	R/W	Oh	Enable or disable control for BUCK1: 0x0 – only BUCK1_EN bit controls BUCK1 0x1 – BUCK1_EN bit AND EN1 pin control BUCK1 0x2 – BUCK1_EN bit AND EN2 pin control BUCK1 0x3 – BUCK1_EN bit AND EN3 pin control BUCK1 (Default from OTP memory)
0	BUCK1_EN	R/W	0h	Enable BUCK1 converter: 0 – BUCK1 converter is disabled 1 – BUCK1 converter is enabled. (Default from OTP memory)

## 7.6.1.1.6 BUCK1\_CTRL\_2 Register (Offset = 5h) [reset = 1Ah]

BUCK1\_CTRL\_2 is shown in  $\boxtimes$  7-24 and described in  $\oiint$  7-16.

Return to 表 7-9.

#### 図 7-26. BUCK1\_CTRL\_2 Register

7	6	5	4	3	2	1	0	
RESE	RVED		BUCK1_ILIM			BUCK1_SLEW_RATE		
R/W	/-0h		R/W-3h			R/W-2h		

## 表 7-16. BUCK1\_CTRL\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0h	
5-3	BUCK1_ILIM	R/W	3h	Sets the switch peak current limit of BUCK1. Can be programmed at any time during operation: 0x0 - 1.5 A 0x1 - 2.0 A 0x2 - 2.5 A 0x3 - 3.0 A 0x4 - 3.5 A 0x5 - 4.0 A 0x6 - 4.5 A 0x7 - Reserved (Default from OTP memory)



Bit	Field	Туре	Reset	Description						
2-0	BUCK1_SLEW_RATE	R/W	2h	Sets the output voltage slew rate for BUCK1 converter (rising and falling edges): 0x0 – Reserved 0x1 – Reserved 0x2 – 10 mV/µs 0x3 – 7.5 mV/µs 0x4 – 3.8 mV/µs 0x5 – 1.9 mV/µs 0x6 – 0.94 mV/µs 0x7 – 0.47 mV/µs (Default from OTP memory)						

## 表 7-16. BUCK1\_CTRL\_2 Register Field Descriptions (continued)

## 7.6.1.1.7 BUCK0\_VOUT Register (Offset = 6h) [reset = 0h]

BUCK0\_VOUT is shown in  $\boxtimes$  7-25 and described in  $\cancel{5}$  7-17.

Return to 表 7-9.

#### 27-27. BUCK0\_VOUT Register

7	6	5	4	3	2	1	0				
	BUCK0_VSET										
	R/W-0h										

## 表 7-17. BUCK0\_VOUT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	BUCK0_VSET	R/W	Oh	Output voltage of BUCK0 converter: $0x00 \dots 0x13$ , Reserved, DO NOT USE 0.7 V - 0.73 V, 10 mV steps 0x14 - 0.7 V  0x17 - 0.73 V 0.73 V - 1.4 V, 5 mV steps 0x18 - 0.735 V  0x9D - 1.4 V 1.4 V - 3.36 V, 20 mV steps 0x9E - 1.42 V  0xFF - 3.36 V (Default from OTP memory)

#### 7.6.1.1.8 BUCK1\_VOUT Register (Offset = 7h) [reset = 0h]

BUCK1\_VOUT is shown in 図 7-26 and described in 表 7-18.

Return to 表 7-9.

#### 図 7-28. BUCK1\_VOUT Register

7	6	5	4	3	2	1	0	
	BUCK1_VSET							
			R/W	/-0h				



表 7-18. BUCK1_VOUT Register Field Descriptions									
Bit Field	Туре	Reset	Description						
7-0 BUCK1_VSET	R/W	Oh	Output voltage of BUCK1 converter $0x00 \dots 0x13$ , Reserved, DO NOT USE 0.7 V - 0.73 V, 10 mV steps 0x14 - 0.7 V  0x17 - 0.73 V 0.73 V - 1.4 V, 5 mV steps 0x18 - 0.735 V  0x9D - 1.4 V 1.4 V - 3.36 V, 20 mV steps 0x9E - 1.42 V  0xFF - 3.36 V (Default from OTP memory)						

## 表 7-18. BUCK1\_VOUT Register Field Descriptions

#### 7.6.1.1.9 BOOST\_CTRL Register (Offset = 8h) [reset = 8h]

BOOST\_CTRL is shown in  $\boxtimes$  7-27 and described in  $\cancel{5}$  7-19.

Return to 表 7-9.

#### 図 7-29. BOOST\_CTRL Register

7	6	5	4	3	2	1	0
BOOS	T_VSET	RESERVED	RESERVED	BOOST_RDIS_ EN	BOOST_EN	PIN_CTRL	BOOST_EN
R/	W-0h	R/W-0h	R/W-1h	R/W-1h	R/W	-0h	R/W-0h

#### 表 7-19. BOOST\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	BOOST_VSET	R/W	Oh	Output voltage of Boost: 0x0 - 4.9 V 0x1 - 5.0 V 0x2 - 5.1 V 0x3 - 5.2 V (Default from OTP memory)
5	RESERVED	R/W	0h	
4	RESERVED	R/W	1h	
3	BOOST_RDIS_EN	R/W	1h	Enable output discharge resistor when BOOST is disabled: 0 – Discharge resistor disabled 1 – Discharge resistor enabled.
2-1	BOOST_EN_PIN_CTRL	R/W	Oh	Enable or disable control for Boost: 0x0 – only BOOST_EN bit controls Boost 0x1 – BOOST_EN bit AND EN1 pin control Boost 0x2 – BOOST_EN bit AND EN2 pin control Boost 0x3 – BOOST_EN bit AND EN3 pin control Boost (Default from OTP memory)
0	BOOST_EN	R/W	Oh	Enable Boost converter: 0 – Boost converter is disabled 1 – Boost converter is enabled. (Default from OTP memory)

#### 7.6.1.1.10 BUCK0\_DELAY Register (Offset = 9h) [reset = 0h]

BUCK0\_DELAY is shown in  $\boxtimes$  7-28 and described in  $\cancel{E}$  7-20.

Return to 表 7-9.



#### 図 7-30. BUCK0\_DELAY Register

7	6	5	4	3	2	1	0	
	BUCK0_SHUT	DOWN_DELAY		BUCK0_STARTUP_DELAY				
	R/V	V-0h			R/W	/-0h		

#### 表 7-20. BUCK0\_DELAY Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	BUCK0_SHUTDOWN_DE LAY	R/W	0h	Shutdown delay of BUCK0 from falling edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)
3-0	BUCK0_STARTUP_DELA Y	R/W	0h	Startup delay of BUCK0 from rising edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)

#### 7.6.1.1.11 BUCK1\_DELAY Register (Offset = Ah) [reset = 0h]

BUCK1\_DELAY is shown in 図 7-29 and described in 表 7-21.

Return to 表 7-9.

#### 図 7-31. BUCK1\_DELAY Register

7	6	5	4	3	2	1	0
BUCK1_SHUTDOWN_DELAY					BUCK1_STA	RTUP_DELAY	
	R/V	V-0h			R/V	/-0h	

#### 表 7-21. BUCK1\_DELAY Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	BUCK1_SHUTDOWN_DE LAY	R/W	0h	Shutdown delay of BUCK1 from falling edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)
3-0	BUCK1_STARTUP_DELA Y	R/W	0h	Startup delay of BUCK1 from rising edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)

#### 7.6.1.1.12 BOOST\_DELAY Register (Offset = Bh) [reset = 0h]

BOOST\_DELAY is shown in  $\boxtimes$  7-30 and described in  $\cancel{R}$  7-22.

Return to 表 7-9.

#### ☑ 7-32. BOOST\_DELAY Register

7	6	5	4	3	2	1	0	
	BOOST_SHUT	DOWN_DELAY		BOOST_STARTUP_DELAY				
	R/V	V-0h			R/V	/-0h		



#### 図 7-32. BOOST\_DELAY Register (continued)

	表 7-22. BOOST_DELAY Register Field Descriptions									
Bit	Field	Туре	Reset	Description						
7-4	BOOST_SHUTDOWN_DE LAY	R/W	0h	Shutdown delay of Boost from falling edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)						
3-0	BOOST_STARTUP_DELA Y	R/W	Oh	Startup delay of Boost from rising edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)						

## 表 7-22. BOOST\_DELAY Register Field Descriptions

## 7.6.1.1.13 GPO0\_DELAY Register (Offset = Ch) [reset = 0h]

GPO0\_DELAY is shown in  $\boxtimes$  7-31 and described in  $\cancel{5}$  7-23.

Return to 表 7-9.

#### 図 7-33. GPO0\_DELAY Register

7	6	5	4	3	2	1	0
	GPO0_SHUTD	OWN_DELAY			GPO0_STAR	TUP_DELAY	
	R/W	′-0h			R/W	/-0h	

#### 表 7-23. GPO0\_DELAY Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	GP00_SHUTDOWN_DEL AY	R/W	0h	Shutdown delay of GPO0 from falling edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)
3-0	GPO0_STARTUP_DELAY	R/W	0h	Startup delay of GPO0 from rising edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)

#### 7.6.1.1.14 GPO1\_DELAY Register (Offset = Dh) [reset = 0h]

GPO1\_DELAY is shown in  $\boxtimes$  7-32 and described in  $\cancel{5}$  7-24.

Return to 表 7-9.

				- J -			
7	6	5	4	3	2	1	0
	GPO1_SHUT	DOWN_DELAY			GPO1_STAR	TUP_DELAY	
	R/V	/-0h			R/W	/-0h	

#### 表 7-24. GPO1\_DELAY Register Field Descriptions

				<u> </u>
Bit	Field	Туре	Reset	Description
7-4	GPO1_SHUTDOWN_DEL AY	R/W	0h	Shutdown delay of GPO1 from falling edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15b ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)
3-0	GPO1_STARTUP_DELAY	R/W	0h	Startup delay of GPO1 from rising edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)

## 7.6.1.1.15 GPO2\_DELAY Register (Offset = Eh) [reset = 0h]

GPO2\_DELAY is shown in 図 7-33 and described in 表 7-25.

Return to 表 7-9.

#### 図 7-35. GPO2\_DELAY Register

7	6	5	4	3	2	1	0	
	GPO2_SHUTD	OWN_DELAY		GPO2_STARTUP_DELAY				
R/W-0h					R/V	/-0h		

#### 表 7-25. GPO2\_DELAY Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	GPO2_SHUTDOWN_DEL AY	R/W	0h	Shutdown delay of GPO2 from falling edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)
3-0	GPO2_STARTUP_DELAY	R/W	0h	Startup delay of GPO2 from rising edge of control signal: 0000 – 0 ms 0001 – 0.5 ms (1 ms if CONFIG(STARTUP_DELAY_SEL)=1)  1111 – 7.5 ms (15 ms if CONFIG(STARTUP_DELAY_SEL)=1) (Default from OTP memory)

#### 7.6.1.1.16 GPO\_CONTROL\_1 Register (Offset = Fh) [reset = AAh]

GPO\_CONTROL\_1 is shown in  $\boxtimes$  7-34 and described in  $\cancel{R}$  7-26.

Return to 表 7-9.

#### ☑ 7-36. GPO\_CONTROL\_1 Register

7	6	5	4	3	2	1	0
GPO1_PG1_O D	GPO1_EN_F	PIN_CTRL	GPO1_OUT	GPO0_OD	GPO0_EN_	PIN_CTRL	GPO0_OUT
R/W-1h	R/W-	1h	R/W-0h	R/W-1h	R/V	V-1h	R/W-0h



	表 7-	26. GPO_	CONTROL	1 Register Field Descriptions
Bit	Field	Туре	Reset	Description
7	GPO1_PG1_OD	R/W	1h	GPO1/PG1 signal type: 0 – Push-pull output (VANA level) 1 – Open-drain output (Default from OTP memory)
6-5	GPO1_EN_PIN_CTRL	R/W	1h	Control for GPO1 output: 0x0 – only GPO1_OUT bit controls GPO1 0x1 – GPO1_OUT bit AND EN1 pin control GPO1 0x2 – GPO1_OUT bit AND EN2 pin control GPO1 0x3 – GPO1_OUT bit AND EN3 pin control GPO1 (Default from OTP memory)
4	GPO1_OUT	R/W	Oh	Control for GPO1 signal (when configured to GPO1): 0 – Logic low level 1 – Logic high level (Default from OTP memory)
3	GPO0_OD	R/W	1h	GPO0 signal type: 0 – Push-pull output (VANA level) 1 – Open-drain output (Default from OTP memory)
2-1	GPO0_EN_PIN_CTRL	R/W	1h	Control for GPO0 output: 0x0 - only GPO0_OUT bit controls GPO0 0x1 - GPO0_OUT bit AND EN1 pin control GPO0 0x2 - GPO0_OUT bit AND EN2 pin control GPO0 0x3 - GPO0_OUT bit AND EN3 pin control GPO0 (Default from OTP memory)
0	GPO0_OUT	R/W	Oh	Control for GPO0 signal: 0 – Logic low level 1 – Logic high level (Default from OTP memory)

#### \_. . . \_ ...

## 7.6.1.1.17 GPO\_CONTROL\_2 Register (Offset = 10h) [reset = Ah]

GPO\_CONTROL\_2 is shown in 図 7-35 and described in 表 7-27.

Return to 表 7-9.

## 図 7-37. GPO\_CONTROL\_2 Register

7	6	5	4	3	2	1	0
RES	ERVED	GPO2_SEL	GPO1_SEL	GPO2_OD	GPO2_EN_I	PIN_CTRL	GPO2_OUT
R/	W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-	·1h	R/W-0h

#### 表 7-27. GPO\_CONTROL\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0h	
5	GPO2_SEL	R/W	Oh	CLKIN/GPO2 pin function: 0 – CLKIN 1 – GPO2 (Default from OTP memory)
4	GPO1_SEL	R/W	Oh	PG1/GPO1 pin function: 0 – PG1 1 – GPO1 (Default from OTP memory)
3	GPO2_OD	R/W	1h	GPO2 signal type (when configured to GPO2): 0 – Push-pull output (VANA level) 1 – Open-drain output (Default from OTP memory)

#### 表 7-27. GPO\_CONTROL\_2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2-1	GPO2_EN_PIN_CTRL	R/W	1h	Control for GPO2 output: 0x0 – only GPO2_OUT bit controls GPO2 0x1 – GPO2_OUT bit AND EN1 pin control GPO2 0x2 – GPO2_OUT bit AND EN2 pin control GPO2 0x3 – GPO2_OUT bit AND EN3 pin control GPO2 (Default from OTP memory)
0	GPO2_OUT	R/W	0h	Control for GPO2 signal (when configured to GPO2): 0 – Logic low level 1 – Logic high level (Default from OTP memory)

## 7.6.1.1.18 CONFIG Register (Offset = 11h) [reset = 3Ch]

CONFIG is shown in  $\boxtimes$  7-36 and described in  $\cancel{x}$  7-28.

Return to 表 7-9.

凶 7-38	B. CON	IFIG	Regist	ter	
					_

7	6	5	4	3	2	1	0
STARTUP_DEL AY_SEL	SHUTDOWN_D ELAY_SEL	CLKIN_PD	EN3_PD	EN2_PD	EN1_PD	TDIE_WARN_L EVEL	EN_SPREAD_ SPEC
R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-0h

Bit	Field	Туре	Reset	Description
7	STARTUP_DELAY_SEL	R/W	0h	Startup delays from control signal: 0 – 0 ms – 7.5 ms with 0.5ms steps 1 – 0ms – 15ms with 1ms steps (Default from OTP memory)
6	SHUTDOWN_DELAY_SE	R/W	0h	Shutdown delays from from signal: 0 – 0ms – 7.5ms with 0.5ms steps 1 – 0ms – 15ms with 1ms steps (Default from OTP memory)
5	CLKIN_PD	R/W	1h	Selects the pull down resistor on the CLKIN input pin. 0 – Pull-down resistor is disabled. 1 – Pull-down resistor is enabled. (Default from OTP memory)
4	EN3_PD	R/W	1h	Selects the pull down resistor on the EN3 pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory)
3	EN2_PD	R/W	1h	Selects the pull down resistor on the EN2 pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory)
2	EN1_PD	R/W	1h	Selects the pull down resistor on the EN1 pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory)
1	TDIE_WARN_LEVEL	R/W	Oh	Thermal warning threshold level. 0 – 125°C 1 – 140°C. (Default from OTP memory)

#### 表 7-28. CONFIG Register Field Descriptions



#### 表 7-28. CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	EN_SPREAD_SPEC	R/W		Enable spread spectrum feature for Buck and Boost converters. 0 – Disabled 1 – Enabled (Default from OTP memory)

## 7.6.1.1.19 PLL\_CTRL Register (Offset = 12h) [reset = 2h]

PLL\_CTRL is shown in  $\boxtimes$  7-37 and described in  $\cancel{R}$  7-29.

Return to 表 7-9.

7	6	5	4	3	2	1	0
RESERVED	EN_PLL	EN_FRAC_DIV			EXT_CLK_FREQ		
R/W-0h	R/W-0h	R/W-0h			R/W-2h		

表 7-29. PLL_CTRL Register Field Descriptions								
Bit	Field	Туре	Reset	Description				
7	RESERVED	R/W	0h					
6	EN_PLL	R/W	Oh	<ul> <li>Selection of external clock and PLL operation:</li> <li>0 – Forced to internal RC oscillator. PLL disabled.</li> <li>1 – PLL is enabled in STANDBY and ACTIVE modes. Automatic external clock use when available, interrupt generated if external clock appears or disappears.</li> <li>(Default from OTP memory)</li> </ul>				
5	EN_FRAC_DIV	R/W	0h	This bit must be set to '0'.				
4-0	EXT_CLK_FREQ	R/W	2h	Frequency of the external clock (CLKIN): 0x00 – 1 MHz 0x01 – 2 MHz 0x02 – 3 MHz  0x16 – 23 MHz 0x17 – 24 MHz 0x180x1F – Reserved See electrical specification for input clock frequency tolerance. (Default from OTP memory) Note: To ensure proper operation of PLL, EXT_CLK_FREQ value must not be changed when PLL is enabled.				

## 7.6.1.1.20 PGOOD\_CTRL Register (Offset = 13h) [reset = 0h]

PGOOD\_CTRL is shown in  $\boxtimes$  7-38 and described in  $\cancel{5}$  7-30.

Return to 表 7-9.

#### ☑ 7-40. PGOOD\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED	PGOOD_WIND OW	EN_PGOOD_V ANA	EN_PGOOD_V MON2	EN_PGOOD_V MON1	EN_PGOOD_B OOST	EN_PGOOD_B UCK1	EN_PGOOD_B UCK0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

#### 表 7-30. PGOOD\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7	RESERVED	R/W	0h					



Bit	Field	Туре	Reset	Description
6	PGOOD_WINDOW	R/W	Oh	<ul> <li>Voltage monitoring method for PG0 and PG1 signals:</li> <li>0 - Only undervoltage monitoring.</li> <li>1 - Overvoltage and undervoltage monitoring.</li> <li>(Default from OTP memory) Note: Changing this value during operation may cause interrupt.</li> </ul>
5	EN_PGOOD_VANA	R/W	Oh	Enable powergood diagnostics for VANA 0 – Disabled 1 – Enabled (Default from OTP memory) Note: Changing this value during operation may cause interrupt.
4	EN_PGOOD_VMON2	R/W	Oh	Enable powergood diagnostics for VMON2 0 – Disabled 1 – Enabled (Default from OTP memory) Note: Changing this value during operation may cause interrupt.
3	EN_PGOOD_VMON1	R/W	Oh	Enable powergood diagnostics for VMON1 0 – Disabled 1 – Enabled (Default from OTP memory) Note: Changing this value during operation may cause interrupt.
2	EN_PGOOD_BOOST	R/W	Oh	Enable powergood diagnostics for Boost 0 – Disabled 1 – Enabled (Default from OTP memory) Note: Changing this value during operation may cause interrupt.
1	EN_PGOOD_BUCK1	R/W	Oh	Enable powergood diagnostics for Buck1 0 – Disabled 1 – Enabled (Default from OTP memory) Note: Changing this value during operation may cause interrupt.
0	EN_PGOOD_BUCK0	R/W	Oh	Enable powergood diagnostics for Buck0 0 – Disabled 1 – Enabled (Default from OTP memory) Note: Changing this value during operation may cause interrupt.

#### 表 7-30. PGOOD\_CTRL Register Field Descriptions (continued)

## 7.6.1.1.21 PGOOD\_LEVEL\_1 Register (Offset = 14h) [reset = 0h]

PGOOD\_LEVEL\_1 is shown in  $\boxtimes$  7-39 and described in  $\cancel{5}$  7-31.

Return to 表 7-9.

#### 図 7-41. PGOOD\_LEVEL\_1 Register

				_				
7	6	5	4	3	2	1	0	
	RESERVED		VMON1_W	INDOW		VMON1_THRESHO	LD	
	R/W-0h		R/W-0h			R/W-0h		

#### 表 7-31. PGOOD\_LEVEL\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0h	
4-3	VMON1_WINDOW	R/W	0h	Overvoltage and undervoltage threshold levels for VMON1: $0x0 - \pm 2\%$ $0x1 - \pm 3\%$ $0x2 - \pm 4\%$ $0x3 - \pm 6\%$ (Default from OTP memory)



## 表 7-31. PGOOD\_LEVEL\_1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2-0	VMON1_THRESHOLD	R/W	Oh	Threshold voltage for VMON1 input: 0x0 - 0.65V (high impedance input, external resistive divider can be used) 0x1 - 0.80 V 0x2 - 1.00 V 0x3 - 1.10 V 0x4 - 1.20 V 0x5 - 1.30 V 0x6 - 1.80 V 0x7 - 1.80 V To monitor any other voltage level, select 0x0 and use an external resistive divider to scale down to 0.65 V. For other than 0x0 VMONx input is low impedance (internal resistive divider enabled). (Default from OTP memory)

## 7.6.1.1.22 PGOOD\_LEVEL\_2 Register (Offset = 15h) [reset = 0h]

PGOOD\_LEVEL\_2 is shown in  $\boxtimes$  7-40 and described in  $\cancel{E}$  7-32.

Return to 表 7-9.

## 図 7-42. PGOOD\_LEVEL\_2 Register

7	6	5	4	3	2	1	0
VANA_V	VINDOW	VANA_THRES HOLD	VMON2_\	WINDOW	V	MON2_THRESHC	DLD
R/W	V-0h	R/W-0h	R/W	/-0h		R/W-0h	

#### 表 7-32. PGOOD\_LEVEL\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	VANA_WINDOW	R/W	Oh	Overvoltage and undervoltage threshold levels for VANA: $0x0 - \pm 4\%$ $0x1 - \pm 5\%$ $0x2 - \pm 10\%$ $0x3 - \pm 10\%$ (Default from OTP memory)
5	VANA_THRESHOLD	R/W	0h	Threshold voltage for VANA input: 0 – 3.3 V 1 – 5.0 V (Default from OTP memory)
4-3	VMON2_WINDOW	R/W	Oh	Overvoltage and undervoltage threshold levels for VMON2: $0x0 - \pm 2\%$ $0x1 - \pm 3\%$ $0x2 - \pm 4\%$ $0x3 - \pm 6\%$ (Default from OTP memory)
2-0	VMON2_THRESHOLD	R/W	Oh	Threshold voltage for VMON2 input:         0x0 - 0.65 V (high impedance input, external resistive divider can be used)         0x1 - 0.80 V         0x2 - 1.00 V         0x3 - 1.10 V         0x4 - 1.20 V         0x5 - 1.30 V         0x6 - 1.80 V         0x7 - 1.80 V         To monitor any other voltage level, select 0x0 and use an external resistive divider to scale down to 0.65 V. For other than 0x0 VMONx input is low impedance (internal resistive divider enabled).         (Default from OTP memory)



#### 7.6.1.1.23 PGOOD\_LEVEL\_3 Register (Offset = 16h) [reset = 0h]

PGOOD\_LEVEL\_3 is shown in  $\boxtimes$  7-41 and described in  $\cancel{5}$  7-33.

Return to 表 7-9.

図 7-43.	PGOOD	LEVEL	_3 Register
			_•

7	6	5	4	3	2	1	0
BOOST_	BOOST_WINDOW BOOST_THRESHOLD			BUCK1_V	WINDOW	BUCK0_WINDOW	
R/V	/-0h	R/W	′-0h	R/W	/-0h	R/W	/-0h

Bit	Field	Туре	Reset	Description
7-6	BOOST_WINDOW	R/W	Oh	Undervoltage or overvoltage threshold levels for Boost: $0x0 - \pm 2\%$ $0x1 - \pm 4\%$ $0x2 - \pm 6\%$ $0x3 - \pm 8\%$ (Default from OTP memory)
5-4	BOOST_THRESHOLD	R/W	0h	(Default from OTP memory)
3-2	BUCK1_WINDOW	R/W	Oh	Overvoltage and undervoltage threshold levels for Buck1: $0x0 - \pm 30 \text{ mV}$ $0x1 - \pm 50 \text{ mV}$ $0x2 - \pm 70 \text{ mV}$ $0x3 - \pm 90 \text{ mV}$ (Default from OTP memory)
1-0	BUCK0_WINDOW	R/W	Oh	Overvoltage and undervoltage threshold levels for Buck0: 0x0 - ±30 mV 0x1 - ±50 mV 0x2 - ±70 mV 0x3 - ±90 mV (Default from OTP memory)

#### 表 7-33. PGOOD\_LEVEL\_3 Register Field Descriptions

## 7.6.1.1.24 PG\_CTRL Register (Offset = 17h) [reset = 2h]

PG\_CTRL is shown in  $\boxtimes$  7-42 and described in  $\cancel{5}$  7-34.

Return to 表 7-9.

## 🖾 7-44. PG\_CTRL Register

7	6	5	4	3	2	1	0
PG1_MODE	PGOOD_FAUL T_GATES_PG1	RESERVED	PG1_POL	PG0_MODE	PGOOD_FAUL T_GATES_PG0	PG0_OD	PG0_POL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-0h

Bit	Field	Туре	Reset	Description
7	PG1_MODE	R/W	0h	Operating mode for PG1 signal: 0 – Detecting unusual situations 1 – Showing when requested outputs are not valid. (Default from OTP memory)
6	PGOOD_FAULT_GATES_ PG1	R/W	0h	Type of operation for PG1 signal: 0 – Indicates live status of monitored voltage outputs. 1 – Indicates status of PG1_FAULT register, inactive if at least one of PG1_FAULT_x bit is inactive. (Default from OTP memory)
5	RESERVED	R/W	0h	



Bit	Field	Туре	Reset	Description
4	PG1_POL	R/W	0h	PG1 signal polarity. 0 – PG1 signal high when monitored outputs are valid 1 – PG1 signal low when monitored outputs are valid (Default from OTP memory)
3	PG0_MODE	R/W	0h	Operating mode for PG0 signal: 0 – Detecting unusual situations 1 – Showing when requested outputs are not valid. (Default from OTP memory)
2	PGOOD_FAULT_GATES_ PG0	R/W	0h	Type of operation for PG0 signal: 0 – Indicates live status of monitored voltage outputs. 1 – Indicates status of PG0_FAULT register, inactive if at least one of PG0_FAULT_x bit is inactive. (Default from OTP memory)
1	PG0_OD	R/W	1h	PG0 signal type: 0 – Push-pull output (VANA level) 1 – Open-drain output (Default from OTP memory)
0	PG0_POL	R/W	0h	PG0 signal polarity. 0 – PG0 signal high when monitored outputs are valid 1 – PG0 signal low when monitored outputs are valid (Default from OTP memory)

#### 表 7-34. PG\_CTRL Register Field Descriptions (continued)

## 7.6.1.1.25 PG0\_CTRL Register (Offset = 18h) [reset = 0h]

PG0\_CTRL is shown in  $\boxtimes$  7-43 and described in  $\cancel{5}$  7-35.

Return to 表 7-9.

#### 図 7-45. PG0\_CTRL Register

				- · · · = · · · · g. • · •			
7	6	5	4	3	2	1	0
PG0_RISE_DE LAY	SEL_PG0_TWA RN	SEL_PG0_VAN A	SEL_PG0_VM ON2	SEL_PG0_VM ON1	SEL_PG0_BOO ST	SEL_PG0_BUC K1	SEL_PG0_BUC K0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

#### 表 7-35. PG0\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	PG0_RISE_DELAY	R/W	0h	0 – PG0 rise is not delayed 1 – PG0 rise is delayed 11 ms
6	SEL_PG0_TWARN	R/W	0h	PG0 control from thermal warning: 0 - Masked 1 – Affecting PGOOD (Default from OTP memory)
5	SEL_PG0_VANA	R/W	Oh	PG0 signal source control from VANA 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)
4	SEL_PG0_VMON2	R/W	Oh	PG0 signal source control from VMON2 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)
3	SEL_PG0_VMON1	R/W	Oh	PG0 signal source control from VMON1 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)



Bit	Field	Туре	Reset	Description				
2	SEL_PG0_BOOST	R/W	Oh	PG0 signal source control from Boost 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)				
1	SEL_PG0_BUCK1	R/W	Oh	PG0 signal source control from Buck1 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)				
0	SEL_PG0_BUCK0	R/W	Oh	PG0 signal source control from Buck0 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)				

#### 表 7-35. PG0\_CTRL Register Field Descriptions (continued)

#### 7.6.1.1.26 PG0\_FAULT Register (Offset = 19h) [reset = 0h]

PG0\_FAULT is shown in  $\boxtimes$  7-44 and described in  $\cancel{5}$  7-36.

Return to 表 7-9.

#### 図 7-46. PG0\_FAULT Register

7	6	5	4	3	2	1	0
RESERVED	PG0_FAULT_T WARN	PG0_FAULT_V ANA	PG0_FAULT_V MON2	PG0_FAULT_V MON1	PG0_FAULT_B OOST	PG0_FAULT_B UCK1	PG0_FAULT_B UCK0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0h	
6	PG0_FAULT_TWARN	R	Oh	Source for PG0 inactive signal: 0 – TWARN has not set PG0 signal inactive. 1 – TWARN is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when TWARN is valid.
5	PG0_FAULT_VANA	R	Oh	Source for PG0 inactive signal: 0 – VANA has not set PG0 signal inactive. 1 –VANA is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when VANA input is valid.
4	PG0_FAULT_VMON2	R	Oh	Source for PG0 inactive signal: 0 – VMON2 has not set PG0 signal inactive. 1 – VMON2 is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when VMON2 input is valid.
3	PG0_FAULT_VMON1	R	Oh	Source for PG0 inactive signal: 0 – VMON1 has not set PG0 signal inactive. 1 – VMON1 is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when VMON1 input is valid.
2	PG0_FAULT_BOOST	R	Oh	Source for PG0 inactive signal: 0 – Boost has not set PG0 signal inactive. 1 – Boost is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when Boost output is valid.

Bit	Field	Туре	Reset	Description
1	PG0_FAULT_BUCK1 R 0h		0h	Source for PG0 inactive signal: 0 – Buck1 has not set PG0 signal inactive. 1 – Buck1 is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when Buck1 output is valid.
0	PG0_FAULT_BUCK0	R Oh		Source for PG0 inactive signal: 0 – Buck0 has not set PG0 signal inactive. 1 – Buck0 is selected for PG0 signal and it has set PG0 signal inactive. This bit can be cleared by writing '1' to this bit when Buck0 output is valid.

## 7.6.1.1.27 PG1\_CTRL Register (Offset = 1Ah) [reset = 0h]

PG1\_CTRL is shown in  $\boxtimes$  7-45 and described in  $\cancel{5}$  7-37.

Return to 表 7-9.

7	6	5	4	3	2	1	0
PG1_RISE_DE LAY	SEL_PG1_TWA RN	SEL_PG1_VAN A	SEL_PG1_VM ON2	SEL_PG1_VM ON1	SEL_PG1_BOO ST	SEL_PG1_BUC K1	SEL_PG1_BUC K0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

# 図 7-47. PG1 CTRL Register

表 7-37. PG1_CTRL Register Field Descriptions							
Bit	Field	Туре	Reset	Description			
7	PG1_RISE_DELAY	R/W	0h	0 – PG1 rise is not delayed 1 – PG1 rise is delayed 11ms			
6	SEL_PG1_TWARN	R/W	Oh	PG1 control from thermal warning: 0 – Masked 1 – Affecting PGOOD (Default from OTP memory)			
5	SEL_PG1_VANA	R/W	0h	PG1 signal source control from VANA 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)			
4	SEL_PG1_VMON2	R/W	0h	PG1 signal source control from VMON2 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)			
3	SEL_PG1_VMON1	R/W	Oh	PG1 signal source control from VMON1 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)			
2	SEL_PG1_BOOST	R/W	Oh	PG1 signal source control from Boost 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)			
1	SEL_PG1_BUCK1	R/W	Oh	PG1 signal source control from Buck1 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)			
0	SEL_PG1_BUCK0	R/W	Oh	PG1 signal source control from Buck0 0 – Masked 1 – Powergood threshold voltage (Default from OTP memory)			

#### licto rinti OTDI р



## 7.6.1.1.28 PG1\_FAULT Register (Offset = 1Bh) [reset = 0h]

PG1\_FAULT is shown in  $\boxtimes$  7-46 and described in  $\cancel{5}$  7-38.

Return to 表 7-9.

翌 7-48. PG1_FAULT Register									
7	6	5	4	3	2	1	0		
RESERVED	PG1_FAULT_T WARN	PG1_FAULT_V ANA	PG1_FAULT_V MON2	PG1_FAULT_V MON1	PG1_FAULT_B OOST	PG1_FAULT_B UCK1	PG1_FAULT_B UCK0		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0h	
6	PG1_FAULT_TWARN	R	Oh	Source for PG1 inactive signal: 0 – TWARN has not set PG1 signal inactive. 1 – TWARN is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when TWARN is valid.
5	PG1_FAULT_VANA	R	0h	Source for PG1 inactive signal: 0 – VANA has not set PG1 signal inactive. 1 – VANA is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when VANA input is valid.
4	PG1_FAULT_VMON2	R	Oh	Source for PG1 inactive signal: 0 – VMON2 has not set PG1 signal inactive. 1 – VMON2 is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when VMON2 input is valid.
3	PG1_FAULT_VMON1	R	Oh	Source for PG1 inactive signal: 0 – VMON1 has not set PG1 signal inactive. 1 – VMON1 is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when VMON1 input is valid.
2	PG1_FAULT_BOOST	R	Oh	Source for PG1 inactive signal: 0 – Boost has not set PG1 signal inactive. 1 – Boost is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when Boost output is valid.
1	PG1_FAULT_BUCK1	R	Oh	Source for PG1 inactive signal: 0 – Buck1 has not set PG1 signal inactive. 1 – Buck1 is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when Buck1 output is valid.
0	PG1_FAULT_BUCK0	R	0h	Source for PG1 inactive signal: 0 – Buck0 has not set PG1 signal inactive. 1 – Buck0 is selected for PG1 signal and it has set PG1 signal inactive. This bit can be cleared by writing '1' to this bit when Buck0 output is valid.

#### 表 7-38. PG1\_FAULT Register Field Descriptions

## 7.6.1.1.29 WD\_CTRL\_1 Register (Offset = 1Ch) [reset = 0h]

WD\_CTRL\_1 is shown in  $\boxtimes$  7-47 and described in  $\cancel{5}$  7-39.

Return to 表 7-9.

## 図 7-49. WD\_CTRL\_1 Register

7	6	5	4	3	2	1	0
WD_CLO	SE_TIME	WD_OP	'EN_TIME	WD_LONG_	OPEN_TIME	WD_RESET	_CNTR_SEL

LP87702
JAJSLM6 - MARCH 2021



R/W-0h

図 7-49. WD\_CTRL\_1 Register (continued)R/W-0hR/W-0h

Bit	Field	Туре	Reset	Description
7-6	WD_CLOSE_TIME	R/W	Oh	Watchdog close window time select. 00 – 10 ms 01 – 20 ms 10 – 50 ms 11 – 100 ms (Default from OTP memory)
5-4	WD_OPEN_TIME	R/W	Oh	Watchdog open window time select. 00 – 20 ms 01 – 100 ms 10 – 200 ms 11 – 600 ms (Default from OTP memory)
3-2	WD_LONG_OPEN_TIME	R/W	Oh	Watchdog long open window time select. 00 – 200 ms 01 – 600 ms 10 – 2000 ms 11 – 5000 ms (Default from OTP memory)
1-0	WD_RESET_CNTR_SEL	R/W	Oh	Watchdog reset counter threshold select. After the selected number of reset (WDR) pulses system restart sequence is initiated. 00 – system restart disabled 01 – 1 10 – 2 11 – 4 (Default from OTP memory)

## 7.6.1.1.30 WD\_CTRL\_2 Register (Offset = 1Dh) [reset = 1h]

WD\_CTRL\_2 is shown in  $\boxtimes$  7-48 and described in  $\oiint$  7-40.

Return to 表 7-9.

义	7-50.	WD	CTRL	2	Register

7	6	5	4	3	2	1	0
WD_LOCK	RESE	RVED	WD_SYS_RES TART_FLAG_M ODE	WD_EN_OTP_ READ	WDI_PD	WDR_POL	WDR_OD
R-0h	R/W	'-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h

表 7-40. WD_CTRL	2 Register Field	Descriptions
-----------------	------------------	--------------

Bit	Field	Type Reset		Description					
7	WD_LOCK	CK R Oh		Lock bit for watchdog controls. Locks all controls to watchdog in registers WD_CTRL_1, WD_CTRL_2. Lock bit also locks itself. Once lock bit is written 1 it cannot be written 0. Only reset can clear it. 0 – Not locked 1 – Locked WD_STATUS register is not affected by WD_LOCK bit. WD_SYSTEM_RESTART_FLAG and WD_RESET_CNTR_STATUS can be cleared even if WD_LOCK=1.					
6-5	RESERVED	R/W	0h						
4	WD_SYS_RESTART_FLA G_MODE	R/W	0h	WD_SYSTEM_RESTART_FLAG mode select. 0 - WD_SYSTEM_RESTART_FLAG is only a status bit. 1 – WD_SYSTEM_RESTART_FLAG prevents further system restarts until it is cleared. (Default from OTP memory)					



	Bit Field Type Reset Description										
Bit	Bit Field T		Reset	Description							
3	WD_EN_OTP_READ	enabled during system		Read OTP during system restart sequence 0 – OTP read not enabled during system restart sequence 1 – OTP read enabled during system restart sequence (Default from OTP memory)							
2	WDI_PD	0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled		• • • • • • • • • • • • • • • • • • • •							
1	WDR_POL	R/W	0h	Watchdog reset output (WDR) polarity select 0 – Active high 1 – Active low (Default from OTP memory)							
0	WDR_OD	R/W	1h	Watchdog reset output (WDR) signal type 0 – Push-pull output (VANA level) 1 – Open-drain output (Default from OTP memory)							

#### 表 7-40. WD\_CTRL\_2 Register Field Descriptions (continued)

#### 7.6.1.1.31 WD\_STATUS Register (Offset = 1Eh) [reset = 0h]

WD\_STATUS is shown in  $\boxtimes$  7-49 and described in  $\cancel{5}$  7-41.

Return to 表 7-9.

#### 図 7-51. WD\_STATUS Register

7	6	5	4	3	2	1	0
	RESERVED		WD_CLR_SYS TEM_RESTART _FLAG		WD_CLR_RES ET_CNTR	WD_RESET_CN	ITR_STATUS
	R/W-0h		R-0h	R-0h	R-0h	R-01	h

#### 表 7-41. WD\_STATUS Register Field Descriptions

Bit Field		Туре	Reset	Description		
7-5	RESERVED	R/W	0h			
4	WD_CLR_SYST TART_FLAG			WD_CLR_SYSTEM_RES R 0h TART_FLAG		Clear bit for WD_SYSTEM_RESTART_FLAG. Write 1 to generate a clear pulse. Reg bit value returns to 0 after clearing is finished.
3	WD_SYSTEM_R _FLAG	ESTART R	0h	Watchdog requested system restart has occurred. Can be cleared by writing WD_CLR_SYSTEM_RESTART_FLAG bit 1.		
2	WD_CLR_RESE	T_CNTR R	0h	Watchdog reset counter clear. Write 1 to generate a clear pulse.		
1-0	WD_RESET_CN	TR_STAT R	0h	Current status of watchdog reset counter.		

## 7.6.1.1.32 RESET Register (Offset = 1Fh) [reset = 0h]

RESET is shown in  $\boxtimes$  7-50 and described in  $\cancel{R}$  7-42.

Return to 表 7-9.

## 🛛 7-52. RESET Register

7	6	5	4	3	2	1	0		
	RESERVED								
			R/W-0h				R-0h		

#### 表 7-42. RESET Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0h	



## 表 7-42. RESET Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	SW_RESET	R	0h	Software commanded reset. When written to 1, the registers will be reset to default values and OTP memory is read. The bit is automatically cleared.

## 7.6.1.1.33 INT\_TOP\_1 Register (Offset = 20h) [reset = 0h]

INT\_TOP\_1 is shown in  $\boxtimes$  7-51 and described in  $\cancel{x}$  7-43.

Return to 表 7-9.

#### 図 7-53. INT\_TOP\_1 Register

7	6	5	4	3	2	1	0
I_MEAS_INT	DIAG_INT	BOOST_INT	BUCK_INT	SYNC_CLK_IN T	TDIE_SD_INT	TDIE_WARN_I NT	OVP_INT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

Bit	Field	Туре	Reset	Description				
7	I_MEAS_INT	I_MEAS_INT R Oh		Latched status bit indicating that the load current measurement result is available in I_LOAD_1 and I_LOAD_2 registers. Write 1 to clear interrupt.				
6	DIAG_INT	R	Oh	Interrupt indicating that INT_DIAG register has a pending interrupt. The reason for the interrupt is indicated in INT_DIAG register. This bit is cleared automatically when INT_DIAG register is cleared to 0x00.				
5	BOOST_INT	R	Oh	Interrupt indicating that BOOST have a pending interrupt. The reason for the interrupt is indicated in INT_BOOST register. This bit is cleared automatically when INT_BOOST register is cleared to 0x00.				
4	BUCK_INT	R	Oh	Interrupt indicating that BUCK0 or BUCK1 have a pending interrupt The reason for the interrupt is indicated in INT_BUCK register. This bit is cleared automatically when INT_BUCK register is cleared to 0x00.				
3	SYNC_CLK_INT	R	Oh	Latched status bit indicating that the external clock frequency became valid or invalid. Write 1 to clear interrupt.				
2	TDIE_SD_INT	R	Oh	Latched status bit indicating that the die junction temperature has exceeded the thermal shutdown level. The converters have been disabled if they were enabled. The converters cannot be enabled if this bit is active. The actual status of the thermal warning is indicate by TDIE_SD_STAT bit in TOP_STATUS register. Write 1 to clear interrupt. Clearing TSD interrupt automatically re- enables converters. Clearing this interrupt will also clear thermal warning status.				
1	TDIE_WARN_INT	R	Oh	Latched status bit indicating that the die junction temperature has exceeded the thermal warning level. The actual status of the therm warning is indicated by TDIE_WARN_STAT bit in TOP_STATUS register. Write 1 to clear interrupt.				
0	OVP_INT	R	Oh	Latched status bit indicating that the input voltage has exceeded th over-voltage detection level. The actual status of the over-voltage is indicated by OVP bit in TOP_STATUS register. Write 1 to clear interrupt.				



## 7.6.1.1.34 INT\_TOP\_2 Register (Offset = 21h) [reset = 0h]

INT\_TOP\_2 is shown in  $\boxtimes$  7-52 and described in  $\cancel{5}$  7-44.

Return to 表 7-9.

	図 7-54. INT_TOP_2 Register									
7	6	5	4	3	2	1	0			
	RESERVED									
			R/W-0h				R-0h			

#### 表 7-44. INT\_TOP\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0h	
0	RESET_REG_INT	R	0h	Latched status bit indicating that either VANA supply voltage has been below undervoltage threshold level or the host has requested a reset (SW_RESET bit in RESET register). The converters have been disabled, and registers are reset to default values and the normal startup procedure is done. Write 1 to clear interrupt.

#### 7.6.1.1.35 INT\_BUCK Register (Offset = 22h) [reset = 0h]

INT\_BUCK is shown in  $\boxtimes$  7-53 and described in  $\cancel{5}$  7-45.

Return to 表 7-9.

#### 図 7-55. INT\_BUCK Register

7	6	5	4	3	2	1	0
RESERVED	BUCK1_PG_IN T	BUCK1_SC_IN T	BUCK1_ILIM_I NT	RESERVED	BUCK0_PG_IN T	BUCK0_SC_IN T	BUCK0_ILIM_I NT
R/W-0h	R-0h	R-0h	R-0h	R/W-0h	R-0h	R-0h	R-0h

#### 表 7-45. INT\_BUCK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0h	
6	BUCK1_PG_INT	R	0h	Latched status bit indicating that BUCK1 powergood event has been detected. Write 1 to clear.
5	BUCK1_SC_INT	R	Oh	Latched status bit indicating that the BUCK1 output voltage has fallen below 0.35 V level during operation or BUCK1 output didn't reach 0.35 V level in 1 ms from enable. Write 1 to clear.
4	BUCK1_ILIM_INT	R	0h	Latched status bit indicating that BUCK1 output current limit has been triggered. Write 1 to clear.
3	RESERVED	R/W	0h	
2	BUCK0_PG_INT	R	Oh	Latched status bit indicating that BUCK0 powergood event has been detected. Write 1 to clear.
1	BUCK0_SC_INT	R	Oh	Latched status bit indicating that the BUCK0 output voltage has fallen below 0.35 V level during operation or BUCK0 output didn't reach 0.35 V level in 1 ms from enable. Write 1 to clear.



#### 表 7-45. INT\_BUCK Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	BUCK0_ILIM_INT	R		Latched status bit indicating that BUCK0 output current limit has been triggered. Write 1 to clear.

#### 7.6.1.1.36 INT\_BOOST Register (Offset = 23h) [reset = 0h]

INT\_BOOST is shown in  $\boxtimes$  7-54 and described in  $\cancel{k}$  7-46.

Return to 表 7-9.

図 7-56.	INT	BOOST	Register
---------	-----	-------	----------

7 6	5	4	3	2	1	0
	RESERVE	D		BOOST_PG_IN T	BOOST_SC_IN T	BOOST_ILIM_I NT
	R/W-0h	R-0h	R-0h	R-0h		

#### 表 7-46. INT\_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	0h	
2	BOOST_PG_INT	R	0h	Latched status bit indicating that Boost powergood event has been detected. Write 1 to clear.
1	BOOST_SC_INT	R	0h	Latched status bit indicating that the Boost output voltage has fallen to input voltage level or below 2.5 V level during operation or BOOST output didn't reach 2.5 V level in 1 ms from enable. Write 1 to clear.
0	BOOST_ILIM_INT	R	0h	Latched status bit indicating that Boost output current limit has been triggered. Write 1 to clear.

#### 7.6.1.1.37 INT\_DIAG Register (Offset = 24h) [reset = 0h]

INT\_DIAG is shown in  $\boxtimes$  7-55 and described in  $\cancel{5}$  7-47.

Return to 表 7-9.

#### 図 7-57. INT\_DIAG Register

7	6	5	4	3	2	1	0
	RESERVED		VMON2_PG_IN	RESERVED	VMON1_PG_IN	RESERVED	VANA_PG_INT
			I		I		
	R/W-0h		R-0h	R/W-0h	R-0h	R/W-0h	R-0h

#### 表 7-47. INT\_DIAG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0h	
4	VMON2_PG_INT	R	0h	Latched status bit indicating that VMON2 powergood event has been detected. Write 1 to clear.
3	RESERVED	R/W	0h	
2	VMON1_PG_INT	R	0h	Latched status bit indicating that VMON1 powergood event has been detected. Write 1 to clear.
1	RESERVED	R/W	0h	

Bit	Field	Туре	Reset	Description						
0	VANA_PG_INT	R	0h	Latched status bit indicating that VANA powergood event has been detected. Write 1 to clear.						

#### 表 7-47. INT\_DIAG Register Field Descriptions (continued)

## 7.6.1.1.38 TOP\_STATUS Register (Offset = 25h) [reset = 0h]

TOP\_STATUS is shown in  $\boxtimes$  7-56 and described in  $\cancel{k}$  7-48.

Return to 表 7-9.

図 7-58	. TOP	STATUS	Register
--------	-------	--------	----------

7	6	5	4	3	2	1	0
	RESE	RVED		SYNC_CLK_ST AT	TDIE_SD_STAT	TDIE_WARN_S TAT	OVP_STAT
	R-	0h		R-0h	R-0h	R-0h	R-0h

#### 表 7-48. TOP\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description					
7-4	RESERVED	R	0h						
3	SYNC_CLK_STAT	R	Oh	Status bit indicating the status of external clock (CLKIN): 0 – External clock frequency is valid 1 – External clock frequency is not valid.					
2	TDIE_SD_STAT	R	0h	Status bit indicating the status of thermal shutdown: 0 – Die temperature below thermal shutdown level 1 – Die temperature above thermal shutdown level.					
1	TDIE_WARN_STAT	R	Oh	Status bit indicating the status of thermal warning: 0 – Die temperature below thermal warning level 1 – Die temperature above thermal warning level.					
0	OVP_STAT	R	Oh	Status bit indicating the status of input overvoltage monitoring: 0 – Input voltage below overvoltage threshold level 1 – Input voltage above overvoltage threshold level.					

#### 7.6.1.1.39 BUCK\_STATUS Register (Offset = 26h) [reset = 0h]

BUCK\_STATUS is shown in  $\boxtimes$  7-57 and described in  $\cancel{5}$  7-49.

Return to 表 7-9.

#### **7-59. BUCK\_STATUS Register**

			_				
7	6	5	4	3	2	1	0
BUCK1_STAT	BUCK1_PG_ST AT		BUCK1_ILIM_S TAT	BUCK0_STAT	BUCK0_PG_ST AT		BUCK0_ILIM_S TAT
R-0h	R-0h		R-0h	R-0h	R-0h		R-0h

#### 表 7-49. BUCK\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	BUCK1_STAT	R	0h	Status bit indicating the enable or disable status of BUCK1: 0 – BUCK1 converter is disabled 1 – BUCK1 converter is enabled.
6	BUCK1_PG_STAT	R	0h	Status bit indicating BUCK1 output voltage validity (raw status) 0 – BUCK1 output is not valid 1 – BUCK1 output is valid.



## 表 7-49. BUCK\_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
4	BUCK1_ILIM_STAT	R	0h	Status bit indicating BUCK1 current limit status (raw status) 0 – BUCK1 output current is below current limit threshold level 1 – BUCK1 output current is at current limit threshold level.
3	BUCK0_STAT	R	0h	Status bit indicating the enable or disable status of BUCK0: 0 – BUCK0 converter is disabled 1 – BUCK0 converter is enabled.
2	BUCK0_PG_STAT	R	0h	Status bit indicating BUCK0 output voltage validity (raw status) 0 – BUCK0 output is not valid 1 – BUCK0 output is valid.
0	BUCK0_ILIM_STAT	R	0h	Status bit indicating BUCK0 current limit status (raw status) 0 – BUCK0 output current is below current limit threshold level 1 – BUCK0 output current is at current limit threshold level.

#### 7.6.1.1.40 BOOST\_STATUS Register (Offset = 27h) [reset = 0h]

BOOST\_STATUS is shown in  $\boxtimes$  7-58 and described in  $\cancel{5}$  7-50.

Return to 表 7-9.

#### 図 7-60. BOOST\_STATUS Register

				•			
7	6	5	4	3	2	1	0
RESERVED				BOOST_STAT	BOOST_PG_S TAT		BOOST_ILIM_S TAT
	R-	0h		R-0h	R-0h		R-0h

#### 表 7-50. BOOST\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	0h	
3	BOOST_STAT	R	Oh	Status bit indicating the enable/disable status of Boost: 0 – Boost converter is disabled 1 – Boost converter is enabled.
2	BOOST_PG_STAT	R	Oh	Status bit indicating Boost output voltage validity (raw status) 0 – Boost output is not valid 1 – Boost output is valid.
0	BOOST_ILIM_STAT	R	Oh	Status bit indicating Boost current limit status (raw status) 0 – Boost output current is below current limit threshold level 1 – Boost output current is at current limit threshold level.

#### 7.6.1.1.41 DIAG\_STATUS Register (Offset = 28h) [reset = 0h]

DIAG\_STATUS is shown in  $\boxtimes$  7-59 and described in  $\boxed{\times}$  7-51.

Return to 表 7-9.

#### 図 7-61. DIAG\_STATUS Register

7	6	5	4	3	2	1	0
	RESERVED		VMON2_PG_S TAT	RESERVED	VMON1_PG_S TAT	RESERVED	VANA_PG_STA T
	R-0h		R-0h	R-0h	R-0h	R-0h	R-0h

#### 表 7-51. DIAG\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R	0h	

#### 表 7-51. DIAG\_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
4	VMON2_PG_STAT	R	Oh	Status bit indicating VMON2 input voltage validity (raw status) 0 – VMON2 voltage is not valid 1 – VMON2 voltage is valid.
3	RESERVED	R	0h	
2	VMON1_PG_STAT	R	Oh	Status bit indicating VMON1 input voltage validity (raw status) 0 – VMON1 voltage is not valid 1 – VMON1 voltage is valid.
1	RESERVED	R	0h	
0	VANA_PG_STAT	R	Oh	Status bit indicating VANA input voltage validity (raw status) 0 – VANA voltage is not valid 1 – VANA voltage is valid.

#### 7.6.1.1.42 TOP\_MASK\_1 Register (Offset = 29h) [reset = 0h]

TOP\_MASK\_1 is shown in  $\boxtimes$  7-60 and described in  $\cancel{a}$  7-52.

Return to 表 7-9.

#### 図 7-62. TOP\_MASK\_1 Register

7	6	5	4	3	2	1	0
I_MEAS_MASK		RESERVED		SYNC_CLK_M ASK	RESERVED	TDIE_WARN_M ASK	RESERVED
R/W-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

Bit	Field	Туре	Reset	Description
7	I_MEAS_MASK	R/W	Oh	Masking for load current measurement ready interrupt I_MEAS_INT in INT_TOP_1 register. 0 – Interrupt generated 1 – Interrupt not generated. (Default from OTP memory)
6-4	RESERVED	R/W	0h	
3	SYNC_CLK_MASK	R/W	Oh	Masking for external clock detection interrupt SYNC_CLK_INT in INT_TOP_1 register: 0 – Interrupt generated 1 – Interrupt not generated. (Default from OTP memory)
2	RESERVED	R/W	0h	
1	TDIE_WARN_MASK	R/W	Oh	Masking for thermal warning interrupt TDIE_WARN_INT in INT_TOP_1 register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect TDIE_WARN_STAT status bit in TOP_STATUS register. (Default from OTP memory)
0	RESERVED	R/W	0h	


## 表 7-52. TOP\_MASK\_1 Register Field Descriptions

## 7.6.1.1.43 TOP\_MASK\_2 Register (Offset = 2Ah) [reset = 1h]

TOP\_MASK\_2 is shown in 図 7-61 and described in 表 7-53.

Return to 表 7-9.

X	7-63. TOP_MASK_2 Register





#### 図 7-63. TOP\_MASK\_2 Register (continued)

RESERVED	RESET_REG_ MASK
R/W-0h	R/W-1h

#### 表 7-53. TOP\_MASK\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	0h	
0	RESET_REG_MASK	R/W	1h	Masking for register reset interrupt RESET_REG_INT in INT_TOP_2 register: 0 – Interrupt generated 1 – Interrupt not generated. (Default from OTP memory)

#### 7.6.1.1.44 BUCK\_MASK Register (Offset = 2Bh) [reset = 0h]

BUCK\_MASK is shown in  $\boxtimes$  7-62 and described in  $\cancel{5}$  7-54.

Return to 表 7-9.

#### 図 7-64. BUCK\_MASK Register

7	6	5	4	3	2	1	0
BUCK1_PGF_ MASK	BUCK1_PGR_ MASK	RESERVED	BUCK1_ILIM_M ASK	BUCK0_PGF_ MASK	BUCK0_PGR_ MASK	RESERVED	BUCK0_ILIM_M ASK
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

#### 表 7-54. BUCK\_MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	BUCK1_PGF_MASK	R/W	Oh	Masking of powergood invalid detection for BUCK1 power good interrupt BUCK1_PG_INT in INT_BUCK register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BUCK1_PG_STAT status bit in BUCK_STATUS register. (Default from OTP memory)
6	BUCK1_PGR_MASK	R/W	Oh	Masking of powergood valid detection for BUCK1 power good interrupt BUCK1_PG_INT in INT_BUCK register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BUCK1_PG_STAT status bit in BUCK_STATUS register. (Default from OTP memory)
5	RESERVED	R/W	0h	
4	BUCK1_ILIM_MASK	R/W	Oh	Masking for BUCK1 current monitoring interrupt BUCK1_ILIM_INT in INT_BUCK register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BUCK1_ILIM_STAT status bit in BUCK_STATUS register. (Default from OTP memory)
3	BUCK0_PGF_MASK	R/W	Oh	Masking of powergood invalid detection for BUCK0 power good interrupt BUCK0_PG_INT in INT_BUCK register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BUCK0_PG_STAT status bit in BUCK_STATUS register. (Default from OTP memory)



## 表 7-54. BUCK\_MASK Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2	BUCK0_PGR_MASK	R/W	Oh	Masking of powergood valid detection for BUCK0 power good interrupt BUCK0_PG_INT in INT_BUCK register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BUCK0_PG_STAT status bit in BUCK_STATUS register. (Default from OTP memory)
1	RESERVED	R/W	0h	
0	BUCK0_ILIM_MASK	R/W	Oh	Masking for BUCK0 current monitoring interrupt BUCK0_ILIM_INT in INT_BUCK register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BUCK0_ILIM_STAT status bit in BUCK_STATUS register. (Default from OTP memory)

## 7.6.1.1.45 BOOST\_MASK Register (Offset = 2Ch) [reset = 0h]

BOOST\_MASK is shown in 図 7-63 and described in 表 7-55.

Return to 表 7-9.

## 27-65. BOOST\_MASK Register

7	6	5	4	3	2	1	0
	RESE	RVED		BOOST_PGF_ MASK	BOOST_PGR_ MASK	RESERVED	BOOST_ILIM_ MASK
	R/W	/-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

#### 表 7-55. BOOST\_MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3	BOOST_PGF_MASK	R/W	Oh	Masking of powergood invalid detection for Boost power good interrupt BOOST_PG_INT in INT_BOOST register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BOOST_PG_STAT status bit in BOOST_STATUS register. (Default from OTP memory)
2	BOOST_PGR_MASK	R/W	Oh	Masking of powergood valid detection for Boost power good interrupt BOOST_PG_INT in INT_BOOST register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BOOST_PG_STAT status bit in BOOST_STATUS register. (Default from OTP memory)
1	RESERVED	R/W	0h	
0	BOOST_ILIM_MASK	R/W	Oh	Masking for Boost current monitoring interrupt BOOST_ILIM_INT in INT_BOOST register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect BOOST_ILIM_STAT status bit in BOOST_STATUS register. (Default from OTP memory)

## 7.6.1.1.46 DIAG\_MASK Register (Offset = 2Dh) [reset = 0h]

DIAG\_MASK is shown in  $\boxtimes$  7-64 and described in  $\cancel{5}$  7-56.

Return to 表 7-9.

図 7-66. DIAG_MASK Register									
7	6	5	4	3	2	1	0		
RESEF	RESERVED		VMON2_PGR_ MASK	VMON1_PGF_ MASK	VMON1_PGR_ MASK	VANA_PGF_M ASK	VANA_PGR_M ASK		
R/W-	-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0h	
5	VMON2_PGF_MASK	R/W	Oh	Masking of VMON2 invalid detection for powergood interrupt VMON2_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON2_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory)
4	VMON2_PGR_MASK	R/W	Oh	Masking of VMON2 valid detection for powergood interrupt VMON2_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON2_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory)
3	VMON1_PGF_MASK	R/W	Oh	Masking of VMON1 invalid detection for powergood interrupt VMON1_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON1_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory)
2	VMON1_PGR_MASK	R/W	Oh	Masking of VMON1 valid detection for powergood interrupt VMON1_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON1_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory)
1	VANA_PGF_MASK	R/W	Oh	Masking of VANA invalid detection for powergood interrupt VANA_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VANA_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory)
0	VANA_PGR_MASK	R/W	Oh	Masking of VANA valid detection for powergood interrupt VANA_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VANA_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory)

#### 表 7-56. DIAG\_MASK Register Field Descriptions

## 7.6.1.1.47 SEL\_I\_LOAD Register (Offset = 2Eh) [reset = 0h]

SEL\_I\_LOAD is shown in  $\boxtimes$  7-65 and described in  $\cancel{5}$  7-57.



Return to 表 7-9.

### ☑ 7-67. SEL\_I\_LOAD Register

7	6	5	4	3	2	1	0
		RESE	RVED				NT_BUCK_SELE
			R/V	V-0h			

#### 表 7-57. SEL\_I\_LOAD Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0h	
1-0	LOAD_CURRENT_BUCK _SELECT	R/W	Oh	Start the current measurement on the selected Buck converter: 0 – BUCK0 1 – BUCK1 2 – BUCK0 3 – BUCK1 The measurement is started when register is written.

### 7.6.1.1.48 I\_LOAD\_2 Register (Offset = 2Fh) [reset = 0h]

I\_LOAD\_2 is shown in  $\boxtimes$  7-66 and described in  $\cancel{a}$  7-58.

Return to 表 7-9.

#### 図 7-68. I\_LOAD\_2 Register

7	6	5	4	3	2	1	0	
	RESERVED							
			R-0h				R-0h	

#### 表 7-58. I\_LOAD\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R	0h	
0	BUCK_LOAD_CURRENT _ <sup>8</sup>	R	0h	This register describes the MSB bit of the average load current on selected converter with a resolution of 20 mA per LSB and maximum 10 A current.

### 7.6.1.1.49 I\_LOAD\_1 Register (Offset = 30h) [reset = 0h]

I\_LOAD\_1 is shown in  $\boxtimes$  7-67 and described in  $\cancel{k}$  7-59.

Return to 表 7-9.

#### 2 7-69. I\_LOAD\_1 Register

7	6	5	4	3	2	1	0		
	BUCK_LOAD_CURRENT_7_0								
			R-(	0h					

Bit	Field	Туре	Reset	Description
7-0	BUCK_LOAD_CURRENT _7_0	R		This register describes 8 LSB bits of the average load current on selected converter with a resolution of 20 mA per LSB and maximum 10 A current.

Copyright © 2022 Texas Instruments Incorporated

## 7.6.1.1.50 FREQ\_SEL Register (Offset = 31h) [reset = 0h]

FREQ\_SEL is shown in  $\boxtimes$  7-68 and described in  $\oiint$  7-60.

Return to 表 7-9.

図 7-70. FREQ_SEL Register									
7	6	5	4	3	2	1	0		
		RESERVED	BOOST_FREQ _SEL	BUCK_F	REQ_SEL				
		R/W-0h			R-0h	R	-0h		

#### 表 7-60. FREQ\_SEL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	0h	
2	BOOST_FREQ_SEL	R	0h	Boost switching frequency: 0 – 2 MHz 1 – 4 MHz (Default from OTP memory)
1-0	BUCK_FREQ_SEL	R	0h	Buck0 and Buck1 switching frequency: 0x0 – 2 MHz 0x1 – 3 MHz 0x2 – 4 MHz 0x3 – 4 MHz (Default from OTP memory)

## 7.6.1.1.51 BOOST\_ILIM\_CTRL Register (Offset = 32h) [reset = 0h]

BOOST\_ILIM\_CTRL is shown in 図 7-69 and described in 表 7-61.

Return to 表 7-9.

#### 図 7-71. BOOST\_ILIM\_CTRL Register

7	6	5	4	3	2	1	0	
	RESERVED						BOOST_ILIM	
		R/V	V-0h			R/W	V-0h	

#### 表 7-61. BOOST\_ILIM\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0h	
1-0	BOOST_ILIM	R/W	0h	Sets the current limit of Boost. 00 – 1.0 A 01 – 1.4 A 10 – 1.9 A 11 – 2.8 A (Default from OTP memory)

## 7.6.1.1.52 ECC\_STATUS Register (Offset = 33h) [reset = 0h]

ECC\_STATUS is shown in  $\boxtimes$  7-70 and described in  $\cancel{5}$  7-62.

Return to 表 7-9.

#### 図 7-72. ECC\_STATUS Register

7	6	5	4	3	2	1	0
	RESERVED						SED



#### 図 7-72. ECC\_STATUS Register (continued)

R-0h

|

R-0h

R-0h

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	0h	
1	DED	R	0h	OTP error correction status: 0 – No dual errors detected 1 – Dual errors detected and not corrected
0	SED	R	0h	OTP error correction status: 0 – No single errors detected 1 – Single errors detected and corrected

## 7.6.1.1.53 WD\_DIS\_CTRL\_CODE Register (Offset = 34h) [reset = 0h]

WD\_DIS\_CTRL\_CODE is shown in 図 7-71 and described in 表 7-63.

Return to 表 7-9.

🖾 7-73. WD	DIS CTR	L_CODE Register

7	6	5	4	3	2	1	0		
WD_DIS_UNLOCK_CODE									
			R-	0h					

#### 表 7-63. WD\_DIS\_CTRL\_CODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	WD_DIS_UNLOCK_COD E	R	Oh	Unlocking WD_DIS_CTRL bit: Set WD_DIS_CTRL_LOCK=0 by writing 0x87, 0x65, 0x1B by 3 consecutive I2C write sequences to WD_DIS_CTRL_CODE register. Locking WD_DIS_CTRL bit: Set WD_DIS_CTRL_LOCK=1 by writing anything to WD_DIS_CTRL_CODE register or write WD_LOCK=1. Reading this address returns always 0x00. WD_DIS_CTRL can be unlocked only if WD_LOCK=0.

### 7.6.1.1.54 WD\_DIS\_CONTROL Register (Offset = 35h) [reset = 0h]

WD\_DIS\_CONTROL is shown in ⊠ 7-72 and described in 表 7-64.

Return to 表 7-9.

### 図 7-74. WD\_DIS\_CONTROL Register

7	6	5	4	3	2	1	0
	RESERVED						
		R/V	/-0h			R-1h	R/W-0h

## 表 7-64. WD\_DIS\_CONTROL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0h	
1	WD_DIS_CTRL_LOCK	R	1h	Lock status for WD_DIS_CTRL bit. 0 – Not locked, WD_DIS_CTRL bit can be written. 1 – Locked, WD_DIS_CTRL bit is locked and cannot be changed. Lock can be opened by writing 0x87, 0x65, 0x1B by 3 consecutive I2C write sequences to WD_DIS_CTRL_CODE register if WD_LOCK=0. Lock can be closed by writing anything to WD_DIS_CTRL_CODE register or writing WD_LOCK=1.



## 表 7-64. WD\_DIS\_CONTROL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	WD_DIS_CTRL	R/W	0h	Watchdog disable pin control. 0 – Watchdog cannot be disabled by WD_DIS pin. 1 – Watchdog can be disabled by WD_DIS pin. (Default from OTP memory) This bit can be written 1 only if WD_LOCK=0 and WD_DIS_CTRL_LOCK=0.



## 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要がありま す。

## 8.1 Application Information

The LP87702 is a power-management unit including a boost converter, two step-down converters, and three general-purpose digital output signals.

## **8.2 Typical Application**




図 8-1. LP87702 Typical Application

### 8.2.1 Design Requirements

表 8-1. Design Parameters	表	8-1.	Design	<b>Parameters</b>
--------------------------	---	------	--------	-------------------

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.3 V
Output voltages	1.8 V, 1.24 V, 5 V
Switching frequency	4 MHz

### 8.2.2 Detailed Design Procedure

The performance of the LP87702 device depends greatly on the care taken in designing the printed circuit board (PCB). The use of low-inductance and low serial-resistance ceramic capacitors is strongly recommended, while proper grounding is crucial. Attention should be given to decoupling the power supplies. Decoupling capacitors must be connected close to the device and between the power and ground pins to support high peak currents being drawn from the system power rail while turning on the switching MOSFETs. Keep input and output traces as short as possible, because trace inductance, resistance, and capacitance can easily become the performance limiting items. The separate buck converter power pins VIN\_Bx are not connected together internally. The VIN\_Bx power connections shall be connected together outside the package using a power plane construction.



#### 8.2.2.1 Application Components

#### 8.2.2.1.1 Inductor Selection

セクション 8.2 shows the inductors L<sub>0</sub>, L<sub>1</sub>, and L<sub>2</sub>. The inductor's inductance and DCR affects the buck and boost converter's control loop. 表 8-2 lists the recommended inductors, or similar ones, that should be used. Pay attention to the inductor's saturation current and temperature rise current. Check that the saturation current is higher than the peak current limit and the temperature rise current is higher than the maximum expected rms output current. e / 2 = 2 6 shows the minimum effective inductance that ensures good performance. The inductor's DC resistance should be less than 0.05  $\Omega$  for good efficiency at high-current condition. The inductor AC loss (resistance) also affects conversion efficiency. Higher Q factor at switching frequency usually gives better efficiency at light load to middle load. Shielded inductors are preferred as they radiate less noise.

MANUFACTURER	PART NUMBER	VALUE	DIMENSIONS L × W x× H (mm)	RATED DC CURRENT, I <sub>SAT</sub> max / I <sub>TEMP</sub> max (A)	DCR typ / max (mΩ)						
MURATA	DFE20162E-R47M	0.47 µH (20%)	2 × 1.6 × 1.2	5.5 / 4.5 <sup>(1)</sup>	- / 26						
MURATA	DFE252012F-R47M	0.47 µH (20%)	2.5 × 2 × 1.2	6.7 / 4.9 <sup>(1)</sup>	- / 23						

#### 表 8-2. Recommended Inductors for Buck Converters

(1) Operating temperature range is up to 125°C including self temperature rise.

MANUFACTURER	PART NUMBER	VALUE	DIMENSIONS L × W x× H (mm)	RATED DC CURRENT, I <sub>SAT</sub> max / I <sub>TEMP</sub> max (A)	DCR typ / max (mΩ)						
MURATA	DFE201612E-1R0M	1 µH (20%)	2 × 1.6 × 1.2	4.0 / 2.9 (1)	- / 42						
MURATA	DFE252012F-1R0M	1 µH (20%)	2.5 × 2 × 1.2	4.2 / 3.3 (1)	- / 40						

## 表 8-3. Recommended Inductor for Boost Converters

#### 8.2.2.1.2 Buck Input Capacitor Selection

セクション 8.2 shows the input capacitors C<sub>IN0</sub> and C<sub>IN1</sub>. A ceramic input bypass capacitor of 10  $\mu$ F is required for both converters. Place the input capacitor as close as possible to the device's VIN\_Bx pin and PGND\_Bx pin. A larger value or higher voltage rating improves the input voltage filtering. Use X7R type of capacitors, not Y5V or F. The capacitor's DC bias characteristics must also be considered. Minimum effective input capacitance to ensure good performance is 1.9  $\mu$ F per buck input at the maximum input voltage including tolerances and ambient temperature range. In addition, 表 8-4 shows how there must be at least 22  $\mu$ F of additional capacitance common for all the power input pins on the system power rail.

The input filter capacitor supplies current to the high-side FET switch in the first half of each cycle and reduces the voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with sufficient ripple current rating. In addition, ferrite can be used in front of the input capacitor to reduce the EMI.

	₹ 8-4. Recommended Buck input Capacitors (X/R Dielectric)										
MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS LxWxH (mm)	VOLTAGE RATING						
Murata	GRM21BR71A06KA73	10 µF (10%)	0805	2 × 1.25 × 1.25	10 V						
TDK	C2012X7R1A106K125AC	10 µF (10%)	0805	2 × 1.25 × 1.25	10 V						

#### 表 8-4. Recommended Buck Input Capacitors (X7R Dielectric)



#### 8.2.2.1.3 Buck Output Capacitor Selection

セクション 8.2 shows the output capacitor C<sub>OUT0</sub> and C<sub>OUT1</sub>. A ceramic local output capacitor of 22  $\mu$ F is required for both outputs. Use ceramic capacitors, X7R or X7T types; do not use Y5V or F. DC bias voltage characteristics of ceramic capacitors must be considered. The output filter capacitor smooths out the current flow from the inductor to the load, whic helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR and ESL to perform these functions. Minimum effective output capacitance for good performance is 15  $\mu$ F for each buck, including the DC voltage roll-off, tolerances, aging, and temperature effects.

The output voltage ripple is caused by charging and discharging the output capacitor, and is also due to its  $R_{ESR}$ .  $\gtrsim 8-5$  shows how the  $R_{ESR}$  is frequency dependent (as well as temperature dependent); make sure the value used for selection process is at the part's switching frequency.

POL capacitors can be used to improve load transient performance and to decrease the ripple voltage. A higher output capacitance improves the load step behavior, reduces the output voltage ripple, and decreases the PFM switching frequency. Note: the output capacitor may be the limiting factor in the output voltage ramp, especially for very large (100-µF range) output capacitors. The output voltage might be slower than the programmed ramp rate at voltage transitions for large output capacitors, because of the higher energy stored on the output capacitance. Also, the time required to charge the output capacitor to target value might be longer at start-up. The output voltage is discharged to 0.6 V level using forced-PWM operation at shutdown. This can increase the input voltage if the load current is small and the output capacitor is large compared to the input capacitor. The output capacitor is discharged by the internal discharge resistor when below the 0.6 V level, and more time is required to settle VOUT down with a large capacitor because of the increased time constant.

MANUFACTURER	PART NUMBER VALUE		CASE SIZE	DIMENSIONS LxWxH	VOLTAGE RATING							
				(mm)								
Murata	GRM21BD71A226ME44	22 µF (10%)	0805	2 × 1.25 × 1.25	10 V							
TDK	C2012X7S1A226M125AC	22 µF (20%)	0805	2 × 1.25 × 1.25	10 V							

#### 表 8-5. Recommended Buck Output Capacitors (X7R or X7T Dielectric)

#### 8.2.2.1.4 Boost Input Capacitor Selection

A ceramic input capacitor of 10  $\mu$ F is sufficient for most applications. Place the input capacitor close to the SW BST pin of the device. Use X7R types, do not use Y5V or F. See  $\frac{1}{2}$  8-6.

MANUFACTURER	PART NUMBER VALUE		CASE SIZE	DIMENSIONS L×W×H	VOLTAGE RATING				
				(mm)					
Murata	GRM21BR71A06KA73	10 µF (10%)	0805	2.0 × 1.25 × 1.25	10 V				

#### 表 8-6. Recommended Boost Input Capacitors (X7R Dielectric)

#### 8.2.2.1.5 Boost Output Capacitor Selection

Use ceramic capacitors, X7R or X7T types; do not use Y5V or F. Place the output capacitor as close as possible to the device's VOUT\_BST pin and PGND\_BST pin. DC bias voltage characteristics of ceramic capacitors must be considered. DC bias characteristics vary from manufacturer to manufacturer, and DC bias curves should be requested from them as part of the capacitor selection process. These capacitors must be selected with sufficient capacitance and sufficiently low ESR and ESL to support load transients. See 表 8-7.

#### 表 8-7. Recommended Boost Output Capacitors (X7R or X7T Dielectric)

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L×W×H (mm)	VOLTAGE RATING	
Murata	GRM21BD71A226ME44	22 µF (10%)	0805	2 × 1.25 × 1.25	10 V	



(2)

#### 8.2.2.1.6 Supply Filtering Components

The VANA input is used to supply analog and digital circuits in the device. See  $\frac{1}{8}$  8-8 recommended components from for VANA input supply filtering.

	200110000		spiy i licering ee	mpononto	
MANUFACTURER	PART NUMBER VALUE CASE SIZE		DIMENSIONS L×W×H	VOLTAGE RATING	
				(mm)	
Murata	GRT033C71C104KE01	0.1 nF (10%)	0201	0.6 × 0.3 × 0.3	16 V
Murata	GCM155R71C104KA55D	0.1 nF (10%)	0402	1.0 × 0.5 × 0.5	16 V

## 表 8-8. Recommended Supply Filtering Components

#### 8.2.3 Current Limit vs Maximum Output Current

The current limit must be set high enough to account for the inductor ripple current on top of the maximum output current for the buck converters and boost. The forward current limit for the buck converters is set by BUCK0\_ILIM, BUCK1\_ILIM and for boost it is set by BOOST\_ILIM.

For the buck converter the inductor current ripple can be calculated using  $\pm 1$  and  $\pm 2$ :

$$D = \frac{V_{OUT}}{V_{IN(max)} \times \eta}$$


$$\Delta I_{I} = \frac{(V_{IN(max)} - V_{OUT}) \times D}{\Gamma}$$
(1)

$$f_{SW} \times L$$

Example using  $\neq 1$  and  $\neq 2$ :

$$\begin{split} V_{IN(max)} &= 5.5 \ V \\ V_{OUT} &= 1 \ V \\ \eta &= 0.75 \\ f_{SW} &= 1.8 \ MHz \\ L &= 0.38 \ \mu H \\ then \ D &= 0.242 \ and \ \Delta I_L &= 1.59 \ A \end{split}$$


Peak current is half of the current ripple. If  $I_{LIM\_FWD\_SET\_OTP}$  is 3 A, the minimum forward current limit would be 2.85 A when taking the -5% tolerance into account. In this case the difference between set peak current and maximum load current = 0.795 A + 0.15 A = 0.945 A.



#### 🛛 8-2. Current Limit vs Maximum Output Current




### 8.2.4 Application Curves




Unless otherwise specified:  $V_{IN} = 3.3 \text{ V}$ ,  $V_{OUT\_BUCK} = 1 \text{ V}$ ,  $V_{OUT\_BOOST} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $f_{SW}$ -setting 4 MHz, L0 = L1 = 0.47  $\mu$ H (TOKO DFE252012PD-R47M), L2 = 1  $\mu$ H (TFM252012ALMA1R0),  $C_{OUT\_BUCK}$ ,  $C_{POL\_BUCK}$ , and  $C_{OUT\_BOOST} = 22 \mu$ F. Measurements are done using connections in  $\boxtimes$  8-1.





















## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.8 V and 5.5 V. This input supply must be well regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even at load transition condition. The resistance of the input supply rail must be low enough that the input current transient does not cause too high of a drop in the LP87702 supply voltage that can cause false UVLO fault triggering. If the input supply is located more than a few inches from the LP87702, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## 10 Layout

#### **10.1 Layout Guidelines**

The high frequency and large switching currents of the LP87702 make the choice of layout important. Good power supply results only occur when care is given to proper design and layout. Layout affects noise pickup and generation and can cause a good design to perform with less-than-expected results. With a range of output currents from milliamps to several amps, good power supply layout is much more difficult than most general PCB design. Use the following steps as a reference to ensure the device is stable and maintains proper voltage and current regulation across its intended operating voltage and current range.

- Place C<sub>IN</sub> as close as possible to the VIN\_Bx pin and the PGND\_Bx pin. Route the V<sub>IN</sub> trace wide and thick to avoid IR drops. The trace between the input capacitor's positive node and one or more of the device VIN\_Bx pins, as well as the trace between the negative node of the input capacitor and one or more of the power PGND\_Bx pins must be kept as short as possible. The input capacitance provides a low-impedance voltage source for the switching converter. The inductance of the connection is the most important parameter of a local decoupling capacitor – parasitic inductance on these traces must be kept as tiny as possible for proper device operation.
- The output filter, consisting of L and C<sub>OUT</sub>, converts the switching signal at SW\_Bx to the noiseless output voltage. It should be placed as close as possible to the device keeping the switch node small, for best EMI behavior. Route the traces between the LP87702 devices output capacitors and the load's input capacitors direct and wide to avoid losses due to the IR drop.
- 3. Input for analog blocks (VANA and AGND) should be isolated from noisy signals. Connect VANA directly to a quiet system voltage node and AGND to a quiet ground point where no IR drop occurs. Place the decoupling capacitor as close as possible to the VANA pin.
- 4. If remote voltage sensing can be used for the load, connect the device feedback pins FB\_Bx to the respective sense pins on the load capacitor. The sense lines are susceptible to noise. They must be kept away from noisy signals such as PGND\_Bx, VIN\_Bx, and SW\_Bx, as well as high bandwidth signals such as the I<sup>2</sup>C. Avoid capacitive and inductive coupling by keeping the sense lines short and direct. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane (if possible).
- 5. PGND\_Bx, VIN\_Bx and SW\_Bx should be routed on thick layers. They must not surround inner signal layers which are not able to withstand interference from noisy PGND\_Bx, VIN\_Bx and SW\_Bx.

Due to the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. Many system-dependent issues such as thermal coupling, airflow, added heat sinks, convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. Proper PCB layout, focusing on thermal performance, results in lower die temperatures. Wide power traces come with the ability to sink dissipated heat. This can be improved further on multi-layer PCB designs with vias to different planes. This results in reduced junction-to-ambient ( $R_{\theta JA}$ ) and junction-to-board ( $R_{\theta JB}$ ) thermal resistances, which reduces the device junction temperature ( $T_J$ ). TI strongly recommends performing a careful system-level 2D or full 3D dynamic thermal analysis at the beginning product design process, by using a thermal modeling analysis software.



## 10.2 Layout Example




図 10-1. LP87702 Board Layout Example



## **11 Device and Documentation Support**

## **11.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, go to the device product folder on ti.com. In the upper right corner, click *Alert me* to register for a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 11.4 Trademarks

#### TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(3)	(4)	(5)		(0)
LP87702KRHBR	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	LP8770 2K RHB
LP87702KRHBR.A	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	LP8770 2K RHB
LP87702KRHBT	Active	Production	VQFN (RHB)   32	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	LP8770 2K RHB
LP87702KRHBT.A	Active	Production	VQFN (RHB)   32	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	LP8770 2K RHB

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

OTHER QUALIFIED VERSIONS OF LP87702 :

• Automotive : LP87702-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomin	al											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP87702KRHBR	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
LP87702KRHBT	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Apr-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP87702KRHBR	VQFN	RHB	32	3000	367.0	367.0	38.0
LP87702KRHBT	VQFN	RHB	32	250	213.0	191.0	35.0

# **RHB 32**

5 x 5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RHB0032N**



# **PACKAGE OUTLINE**

## VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RHB0032N**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RHB0032N**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated