

LMZ31704 QFN パッケージ、2.95V～17V 入力、電流共有機能付きの 4A 電源モジュール

1 特長

- 小さな占有面積で低プロファイルの設計を可能にする完全な統合電源ソリューション
- 10mm×10mm×4.3mmのパッケージ
 - LMZ31710 および LMZ31707 とピン互換
- 最大 95% の効率
- Eco-mode™/軽負荷時効率 (LLE)
- 0.6V～5.5V の範囲で可変の広い出力電圧、リファレンス精度 1%
- 並列動作によって大電流をサポート
- オプションの分割電源レールにより最小 2.95V の入力電圧を使用可能
- 可変スイッチング周波数 (200kHz～1.2MHz)
- 外部クロックに同期
- 位相差 180°のクロック信号を供給
- 可変スロー・スタート
- 出力電圧のシーケンシングとトラッキング
- パワー・グッド出力
- 低電圧誤動作防止 (UVLO) をプログラム可能
- 過電流および過熱保護
- プリバイアス出力によるスタートアップ
- 動作温度範囲: -40°C～85°C
- 強化された熱特性: 13.3°C/W
- EN55022 Class B の放射規格に準拠
 - シールド付きインダクタを内蔵
- WEBENCH® Power Designer により、LMZ31704 を使用するカスタム設計を作成

2 アプリケーション


- ブロードバンドおよび通信インフラストラクチャ
- 自動テスト機器および医療機器
- Compact PCI / PCI Express / PXI Express
- DSP および FPGA ポイント・オブ・ロード (POL) アプリケーション

3 概要

LMZ31704 パワー・モジュールは、4A の DC/DC コンバータをパワー MOSFET、シールド付きインダクタ、およびパッシブ部品とともに低プロファイルの QFN パッケージに実装した、使いやすい集積電源ソリューションです。外部部品は 3 個しか使用せず、ループ補償や磁気部品の選択プロセスも不要になります。

10×10×4.3mm の QFN パッケージは、プリント基板に簡単にハンダ付けでき、コンパクトなポイント・オブ・ロード (POL) 設計が可能です。13.3°C/W の熱インピーダンスにより、95% を超える効率と優れた消費電力特性を実現します。LMZ31704 は、ディスクリート POL 設計と同等の柔軟性および機能セットを備え、幅広い範囲の IC やシステムへの電力供給に理想的です。先進のパッケージング技術により、標準の QFN 実装/試験手法に対応した堅牢で信頼性の高い電源ソリューションが得られます。

アプリケーション概略図



4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision D (March 2019) から Revision E に変更 Page

- Added V_{OUT} Range values under different I_{OUT} conditions in [Table 7](#) [24](#)

Revision C (April 2018) から Revision D に変更 Page

- Added ESD Ratings information [3](#)
- Corrected TBD values in Synchronization Frequency vs Output Voltage Table [24](#)

Revision B (June 2017) から Revision C に変更 Page

- LMZ31704 用の WEBENCH® 設計リンクを追加 [1](#)
- Increased the peak reflow temperature and maximum number of reflows to JEDEC specifications for improved manufacturability [3](#)
- 「デバイス・サポート」セクションを追加 [29](#)
- 「メカニカル、パッケージ、および注文情報」セクションを追加 [30](#)

Revision A (August 2013) から Revision B に変更 Page

- Added peak reflow and maximum number of reflows information [3](#)

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage	VIN, PVIN	−0.3	20	V
	INH/UVLO, PWRGD, RT/CLK, SENSE+	−0.3	6	V
	ILIM, VADJ, SS/TR, STSEL, SYNC_OUT, ISHARE, OCP_SEL	−0.3	3	V
Output Voltage	PH	−1.0	20	V
	PH 10 ns Transient	−3.0	20	V
	V _{OUT}	−0.3	6	V
Source Current	RT/CLK, INH/UVLO		±100	μA
	PH		current limit	A
Sink Current	PH		current limit	A
	PVIN		current limit	A
	PWRGD	−0.1	2	mA
Operating Junction Temperature		−40	125 ⁽²⁾	°C
Storage Temperature		−65	150	°C
Peak Reflow Case Temperature ⁽³⁾			245 ⁽⁴⁾	°C
Maximum Number of Reflows Allowed ⁽³⁾			3 ⁽⁴⁾	
Mechanical Shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		1500	G
Mechanical Vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz		20	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the temperature derating curves in the Typical Characteristics section for thermal information.
- (3) For soldering specifications, refer to the [Soldering Requirements for BQFN Packages](#) application note.
- (4) Devices with a date code prior to week 14 2018 (1814) have a peak reflow case temperature of 240°C with a maximum of one reflow.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
PV _{IN}	Input Switching Voltage	2.95		17	V
V _{IN}	Input Bias Voltage	4.5		17	V
V _{OUT}	Output Voltage	0.6		5.5	V
f _{SW}	Switching Frequency	200		1200	kHz

5.4 Package Specifications

LMZ31704		UNIT
Weight		1.45 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	37.4 Mhrs

5.5 Thermal Information

THERMAL METRIC ⁽¹⁾		LMZ31704	UNIT
		RVQ42	
		42 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	13.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter ⁽³⁾	1.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁴⁾	5.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The junction-to-ambient thermal resistance, θ_{JA} , applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces θ_{JA} .
- (3) The junction-to-top characterization parameter, Ψ_{JT} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). $T_J = \Psi_{JT} * P_{dis} + T_T$; where P_{dis} is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, Ψ_{JB} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). $T_J = \Psi_{JB} * P_{dis} + T_B$; where P_{dis} is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

5.6 Electrical Characteristics

Over -40°C to 85°C free-air temperature, $P_{VIN} = V_{IN} = 12\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 4\text{ A}$,
 $C_{IN} = 0.1\text{ }\mu\text{F} + 2 \times 22\text{ }\mu\text{F}$ ceramic + $100\text{ }\mu\text{F}$ bulk, $C_{OUT} = 4 \times 47\text{ }\mu\text{F}$ ceramic (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{OUT}	Output current	T _A = 85°C, natural convection		0 ⁽¹⁾		4	A
V _{IN}	Input bias voltage range	Over output current range		4.5		17	V
PV _{IN}	Input switching voltage range	Over output current range		2.95 ⁽²⁾		17 ⁽³⁾	V
UVLO	V _{IN} Undervoltage lockout	V _{IN} Increasing		4		4.5	V
		V _{IN} Decreasing		3.5	3.85		
V _{OUT(adj)}	Output voltage adjust range	Over output current range		0.6		5.5	V
V _{OUT}	Set-point voltage tolerance	T _A = 25°C, I _{OUT} = 0 A				±1% ⁽⁴⁾	
	Temperature variation	−40°C ≤ T _A ≤ +85°C, I _{OUT} = 0 A		±0.2%			
	Line regulation	Over input voltage range		±0.1%			
	Load regulation	Over output current range		±0.2%			
	Total output voltage variation	Includes set-point, line, load, and temperature variation				±1.5% ⁽⁴⁾	
	η	Efficiency	P _{VIN} = V _{IN} = 12 V I _O = 3 A	V _{OUT} = 5.0 V, f _{SW} = 1 MHz	94 %		
V _{OUT} = 3.3 V, f _{SW} = 750 kHz				92 %			
V _{OUT} = 2.5 V, f _{SW} = 750 kHz				89 %			
V _{OUT} = 1.8 V, f _{SW} = 500 kHz				88 %			
V _{OUT} = 1.2 V, f _{SW} = 300 kHz				86 %			
V _{OUT} = 0.9 V, f _{SW} = 250 kHz				84 %			
V _{OUT} = 0.6 V, f _{SW} = 200 kHz				81 %			
P _{VIN} = V _{IN} = 5 V I _O = 3 A			V _{OUT} = 3.3 V, f _{SW} = 750 kHz	95 %			
			V _{OUT} = 2.5 V, f _{SW} = 750 kHz	94 %			
			V _{OUT} = 1.8 V, f _{SW} = 500 kHz	93 %			
			V _{OUT} = 1.2 V, f _{SW} = 300 kHz	91 %			
			V _{OUT} = 0.9 V, f _{SW} = 250 kHz	89 %			
			V _{OUT} = 0.6 V, f _{SW} = 200 kHz	86 %			
			Output voltage ripple		20 MHz bandwidth		14
I _{LIM}	Current limit threshold	ILIM pin open		9		A	
		ILIM pin to AGND		6		A	
Transient response		1.0 A/μs load step from 25 to 75% I _{OUT(max)}	Recovery time	100		μs	
			V _{OUT} over/undershoot	80		mV	

- (1) See the [Light Load Efficiency \(LLE\)](#) section for more information for output voltages $< 1.5\text{ V}$.
- (2) The minimum P_{VIN} is 2.95 V or $(V_{OUT} + 0.7\text{ V})$, whichever is greater. See for more details.
- (3) The maximum P_{VIN} voltage is 17 V or $(22 \times V_{OUT})$, whichever is less. See for more details.
- (4) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external R_{SET} resistor.

Electrical Characteristics (continued)


Over -40°C to 85°C free-air temperature, $\text{PV}_{\text{IN}} = \text{V}_{\text{IN}} = 12\text{ V}$, $\text{V}_{\text{OUT}} = 1.8\text{ V}$, $\text{I}_{\text{OUT}} = 4\text{ A}$,
 $\text{C}_{\text{IN}} = 0.1\text{ }\mu\text{F} + 2 \times 22\text{ }\mu\text{F}$ ceramic + $100\text{ }\mu\text{F}$ bulk, $\text{C}_{\text{OUT}} = 4 \times 47\text{ }\mu\text{F}$ ceramic (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{INH}	Inhibit threshold voltage	Inhibit High Voltage		1.3		open ⁽⁵⁾	V
		Inhibit Low Voltage		-0.3		1.1	
I_{INH}	INH Input current	$\text{V}_{\text{INH}} < 1.1\text{ V}$			-1.15		μA
	INH Hysteresis current	$\text{V}_{\text{INH}} > 1.3\text{ V}$			-3.3		μA
$\text{I}_{\text{I(sby)}}$	Input standby current	INH pin to AGND			2	10	μA
Power Good	PWRGD Thresholds	V_{OUT} rising	Good		95%		
			Fault		108%		
		V_{OUT} falling	Fault		91%		
			Good		104%		
	PWRGD Low Voltage	$\text{I}(\text{PWRGD}) = 0.5\text{ mA}$				0.3	V
f_{SW}	Switching frequency	$\text{R}_{\text{RT}} = 169\text{ k}\Omega$		400	500	600	kHz
f_{CLK}	Synchronization frequency	CLK Control		200		1200	kHz
$\text{V}_{\text{CLK-H}}$	CLK High-Level			2.0		5.5	V
$\text{V}_{\text{CLK-L}}$	CLK Low-Level					0.5	V
D_{CLK}	CLK Duty Cycle			20	50	80	%
Thermal Shutdown	Thermal Shutdown	Thermal shutdown			175		$^{\circ}\text{C}$
		Thermal shutdown hysteresis			10		$^{\circ}\text{C}$
C_{IN}	External input capacitance	Ceramic		44 ⁽⁶⁾			μF
		Non-ceramic			100 ⁽⁶⁾		
C_{OUT}	External output capacitance	Ceramic		47 ⁽⁷⁾	200	1500	μF
		Non-ceramic			220 ⁽⁷⁾	5000 ⁽⁸⁾	
		Equivalent series resistance (ESR)				35	m Ω

- (5) This pin has an internal pullup. If it is left open, the device operates when input power is applied. A small, low-leakage MOSFET is recommended for control. When the device is operating and no UVLO resistor divider is present on this pin, the open voltage is typically 2.9 V.
- (6) A minimum of 44 μF of external ceramic capacitance is required across the input (V_{IN} and P_{VIN} connected) for proper operation. An additional 100 μF of bulk capacitance is recommended. It is also recommended to place a 0.1- μF ceramic capacitor directly across the P_{VIN} and P_{GND} pins of the device. Locate the input capacitance close to the device. When operating with split V_{IN} and P_{VIN} rails, place 4.7 μF of ceramic capacitance directly at the V_{IN} pin. See Table 4 for more details.
- (7) The amount of required output capacitance varies depending on the output voltage. The amount of required capacitance must include at least 1x 47- μF ceramic capacitor. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 3 and Table 4 more details.
- (8) When using both ceramic and non-ceramic output capacitors, the combined maximum must not exceed 5000 μF . It may be necessary to increase the slow start time when turning on into the maximum capacitance. See the Slow Start (SS/TR) section for information on adjusting the slow start time.

6 Device Information

Functional Block Diagram




Pin Functions

TERMINAL		DESCRIPTION
NAME	NO.	
AGND	2	Zero volt reference for the analog control circuit. These pins are not connected together internal to the device and must be connected to one another using an AGND plane of the PCB. These pins are associated with the internal analog ground (AGND) of the device. Keep AGND separate from PGND, as a single connection is made internal to the device. See the Layout Considerations .
	23	
PGND	20	This is the return current path for the power stage of the device. Connect these pins to the load and to the bypass capacitors associated with PVIN and V _{OUT} . Keep PGND separate from AGND, as a single connection is made internal to the device.
	21	
	31	
	32	
	33	
VIN	3	Input bias voltage pin. Supplies the control circuitry of the power converter. Connect this pin to the input bias supply. Connect bypass capacitors between this pin and PGND.
PVIN	1	Input switching voltage. Supplies voltage to the power switches of the converter. Connect these pins to the input supply. Connect bypass capacitors between these pins and PGND.
	11	
	12	
	39	
	40	
V _{OUT}	34	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND.
	35	
	36	
	37	
	38	
PH	41	Phase switch node. These pins must be connected to one another using a small copper island under the device for thermal relief. Do not place any external component on these pins or tie them to a pin of another function.
	10	
	13	
	14	
	15	
	16	
	17	
	18	
DNC	19	Do not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
	42	
	5	
IShare	9	Current share pin. Connect this pin to the IShare pin of the other LMZ31704 device when paralleling multiple LMZ31704 devices. When unused, treat this pin as a Do Not Connect (DNC) and leave it isolated from all other signals or ground.
	24	
OCP_SEL	25	Overcurrent protection select pin. Leave this pin open for hiccup mode operation. Connect this pin to AGND for cycle-by-cycle operation. See Overcurrent Protection for more details.
ILIM	4	Current limit pin. Leave this pin open for full current limit threshold. Connect this pin to AGND to reduce the current limit threshold by approximately 3 A.
SYNC_OUT	6	Synchronization output pin. Provides a 180° out-of-phase clock signal.
PWRGD	7	Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately ±6% out of regulation. A pullup resistor is required.
RT/CLK	8	This pin is connected to an internal frequency setting resistor which sets the default switching frequency. An external resistor can be connected from this pin to AGND to increase the frequency. This pin can also be used to synchronize to an external clock.
VADJ	22	Connecting a resistor between this pin and AGND sets the output voltage.
SENSE+	26	Remote sense connection. This pin must be connected to V _{OUT} at the load or at the device pins. Connect this pin to V _{OUT} at the load for improved regulation.
	27	

Pin Functions (continued)

TERMINAL		DESCRIPTION
NAME	NO.	
SS/TR	28	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.
STSEL	29	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor. Leave this pin open to enable the TR feature.
INH/UVLO	30	Inhibit and UVLO adjust pin. Use an open drain or open collector logic device to ground this pin to control the INH function. A resistor divider between this pin, AGND, and PVIN/VIN sets the UVLO voltage.



7 Typical Characteristics (PVIN = VIN = 12 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3. The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100-mm × 100-mm, 4-layer PCB with 2-oz. copper. Applies to Figure 4.




Figure 1. Efficiency versus Output Current




Figure 2. Voltage Ripple versus Output Current




Figure 3. Power Dissipation versus Output Current




Figure 4. Safe Operating Area




Figure 5. V_{OUT} = 1.8 V, I_{OUT} = 4 A, C_{OUT} = 200 μF Ceramic, f_{sw} = 500 kHz

8 Typical Characteristics (P_{VIN} = V_{IN} = 5 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 6, Figure 7, and Figure 8. The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100-mm × 100-mm, 4-layer PCB with 2-oz. copper. Applies to Figure 9.




Figure 6. Efficiency versus Output Current




Figure 7. Voltage Ripple versus Output Current




Figure 8. Power Dissipation versus Output Current




Figure 9. Safe Operating Area




Figure 10. V_{OUT} = 1.8 V, I_{OUT} = 4 A, C_{OUT} = 200 µF Ceramic, f_{sw} = 500 kHz

9 Typical Characteristics (PVIN = 3.3 V, VIN = 5 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 11, Figure 12, and Figure 13. The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100-mm × 100-mm, 4-layer PCB with 2-oz. copper. Applies to Figure 14.




Figure 11. Efficiency versus Output Current




Figure 12. Voltage Ripple versus Output Current




Figure 13. Power Dissipation versus Output Current




Figure 14. Safe Operating Area




Figure 15. $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 4\text{ A}$, $C_{OUT} = 200\text{ }\mu\text{F}$ Ceramic, $f_{SW} = 500\text{ kHz}$

10 Application Information

10.1 Adjusting the Output Voltage

The VADJ control sets the output voltage of the LMZ31704. The output voltage adjustment range is from 0.6 V to 5.5 V. The adjustment method requires the addition of R_{SET} , which sets the output voltage, the connection of SENSE+ to V_{OUT} , and in some cases, R_{RT} which sets the switching frequency. The R_{SET} resistor must be connected directly between the VADJ (pin 26) and AGND (pin 23). The SENSE+ pin (pin 27) must be connected to V_{OUT} either at the load for improved regulation or at V_{OUT} of the device. The R_{RT} resistor must be connected directly between the RT/CLK (pin 22) and AGND (pin 23). [Table 1](#) gives the standard external R_{SET} resistor for a number of common bus voltages, along with the recommended R_{RT} resistor for that output voltage.

Table 1. Standard R_{SET} Resistor Values for Common Output Voltages

RESISTORS	OUTPUT VOLTAGE V_{OUT} (V)						
	0.9	1.0	1.2	1.8	2.5	3.3	5.0
R_{SET} (k Ω)	2.87	2.15	1.43	0.715	0.453	0.316	0.196
R_{RT} (k Ω)	1000	1000	487	169	90.9	90.9	63.4

For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in [Table 2](#).

$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)} \quad (1)$$

Table 2. Standard R_{SET} Resistor Values

V_{OUT} (V)	R_{SET} (k Ω)	R_{RT} (k Ω)	f_{SW} (kHz)	V_{OUT} (V)	R_{SET} (k Ω)	R_{RT} (k Ω)	f_{SW} (kHz)
0.6	open	OPEN	200	3.1	0.348	90.9	750
0.7	8.66	OPEN	200	3.2	0.332	90.9	750
0.8	4.32	OPEN	200	3.3	0.316	90.9	750
0.9	2.87	1000	250	3.4	0.309	90.9	750
1.0	2.15	1000	250	3.5	0.294	90.9	750
1.1	1.74	1000	250	3.6	0.287	90.9	750
1.2	1.43	487	300	3.7	0.280	90.9	750
1.3	1.24	487	300	3.8	0.267	90.9	750
1.4	1.07	487	300	3.9	0.261	90.9	750
1.5	0.953	487	300	4.0	0.255	90.9	750
1.6	0.866	487	300	4.1	0.243	63.4	1000
1.7	0.787	487	300	4.2	0.237	63.4	1000
1.8	0.715	169	500	4.3	0.232	63.4	1000
1.9	0.665	169	500	4.4	0.226	63.4	1000
2.0	0.619	169	500	4.5	0.221	63.4	1000
2.1	0.576	169	500	4.6	0.215	63.4	1000
2.2	0.536	169	500	4.7	0.210	63.4	1000
2.3	0.511	169	500	4.8	0.205	63.4	1000
2.4	0.475	169	500	4.9	0.200	63.4	1000
2.5	0.453	90.9	750	5.0	0.196	63.4	1000
2.6	0.432	90.9	750	5.1	0.191	63.4	1000
2.7	0.412	90.9	750	5.2	0.187	63.4	1000
2.8	0.392	90.9	750	5.3	0.182	63.4	1000
2.9	0.374	90.9	750	5.4	0.178	63.4	1000
3.0	0.357	90.9	750	5.5	0.174	63.4	1000

10.2 Capacitor Recommendations for the LMZ31704 Power Supply

10.2.1 Capacitor Technologies

10.2.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

10.2.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

10.2.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

10.2.2 Input Capacitor

The LMZ31704 requires a minimum input capacitance of 44 μF of ceramic type. An additional 100 μF of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. At worst case, when operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must be at least 2 Arms. [Table 4](#) includes a preferred list of capacitors by vendor. It is also recommended to place a 0.1 μF ceramic capacitor directly across the PVIN and PGND pins of the device. When operating with split VIN and PVIN rails, place 4.7 μF of ceramic capacitance directly at the VIN pin.

10.2.3 Output Capacitor

The required output capacitance is determined by the output voltage of the LMZ31704. See [Table 3](#) for the amount of required capacitance. The effects of temperature and capacitor voltage rating must be considered when selecting capacitors to meet the minimum required capacitance. The required output capacitance can be comprised of all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required capacitance must include at least one 47 μF ceramic. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in [Table 4](#) are required. The required capacitance above the minimum is determined by actual transient deviation requirements. [Table 4](#) includes a preferred list of capacitors by vendor.

Table 3. Required Output Capacitance

V _{OUT} RANGE (V)		MINIMUM REQUIRED C _{OUT} (μF)
MIN	MAX	
0.6	< 0.8	500 μF ⁽¹⁾
0.8	< 1.2	300 μF ⁽¹⁾
1.2	< 3.0	200 μF ⁽¹⁾
3.0	< 4.0	100 μF ⁽¹⁾
4.0	5.5	47- μF ceramic

(1) Minimum required must include at least one 47- μF ceramic capacitor.

Table 4. Recommended Input/Output Capacitors⁽¹⁾

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE (μF)	ESR ⁽²⁾ (mΩ)
Murata	X5R	GRM32ER61E226K	25	22	2
TDK	X5R	C3225X5R0J107M	6.3	100	2
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER60J476M	6.3	47	2
Panasonic	EEH-ZA	EEH-ZA1E101XP	25	100	30
Sanyo	POSCAP	16TQC68M	16	68	50
Kemet	T520	T520V107M010ASE025	10	100	25
Sanyo	POSCAP	10TPE220ML	10	220	25
Sanyo	POSCAP	6TPE100MI	6.3	100	25
Sanyo	POSCAP	2R5TPE220M7	2.5	220	7
Kemet	T530	T530D227M006ATE006	6.3	220	6
Kemet	T530	T530D337M006ATE010	6.3	330	10
Sanyo	POSCAP	2TPF330M6	2.0	330	6
Sanyo	POSCAP	6TPE330MFL	6.3	330	15

- (1) **Capacitor Supplier Verification, RoHS, Lead-free and Material Details**
Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.
- (2) Maximum ESR at 100 kHz, 25°C.

10.3 Transient Response

Table 5. Output Voltage Transient Response

C _{IN1} = 3x 22 μF CERAMIC, C _{IN2} = 100 μF POLYMER-TANTALUM						
V _{OUT} (V)	V _{IN} (V)	C _{OUT1} CERAMIC	C _{OUT2} BULK	VOLTAGE DEVIATION (mV)		RECOVERY TIME (μs)
				1 A LOAD STEP, (1 A/μs)	2 A LOAD STEP, (1 A/μs)	
0.6	5	500 μF	220 μF	15	30	90
	12	500 μF	220 μF	15	30	90
0.9	5	300 μF	220 μF	20	40	95
		300 μF	470 μF	18	35	95
	12	300 μF	220 μF	20	35	95
		300 μF	470 μF	18	30	95
1.2	5	200 μF	220 μF	30	50	100
		200 μF	470 μF	25	45	100
	12	200 μF	220 μF	25	45	100
		200 μF	470 μF	20	40	100
1.8	5	200 μF	220 μF	40	70	110
		200 μF	470 μF	35	65	110
	12	200 μF	220 μF	35	65	120
		200 μF	470 μF	30	60	120
3.3	5	100 μF	220 μF	55	105	130
	12	100 μF	220 μF	65	115	150

10.4 Transient Waveforms




Figure 16. PVIN = 12 V, V_{OUT} = 1.2-V, 2-A Load Step




Figure 17. PVIN = 12 V, V_{OUT} = 1.8-V, 2-A Load Step




Figure 18. PVIN = 5 V, V_{OUT} = 0.9-V, 2-A Load Step




Figure 19. PVIN = 5 V, V_{OUT} = 1.8-V, 2-A Load Step

10.5 Application Schematics




Figure 20. Typical Schematic
PVIN = VIN = 4.5 V to 17 V, V_{OUT} = 1.2 V




Figure 21. Typical Schematic
PVIN = VIN = 4.5 V to 17 V, V_{OUT} = 3.3 V

Application Schematics (continued)




Figure 22. Typical Schematic
PVIN = 3.3 V, VIN = 4.5 V to 17 V, VOUT = 1.0 V

10.6 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the LMZ31704 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

10.7 VIN and PVIN Input Voltage

The LMZ31704 allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN voltage supplies the internal control circuits of the device. The PVIN voltage provides the input voltage to the power converter system.

If tied together, the input voltage for the VIN pin and the PVIN pin can range from 4.5 V to 17 V. If using the VIN pin separately from the PVIN pin, the VIN pin must be greater than 4.5 V, and the PVIN pin can range from as low as 2.95 V to 17 V. When operating from a split rail, it is recommended to supply VIN from 5 V to 12 V, for best performance. A voltage divider connected to the INH/UVLO pin can adjust either input voltage UVLO appropriately. See the [Programmable Undervoltage Lockout \(UVLO\)](#) section of this datasheet for more information.

10.8 3.3 V PVIN Operation

Applications operating from a PVIN of 3.3 V must provide at least 4.5 V for VIN. It is recommended to supply VIN from 5 V to 12 V, for best performance. See the [Powering LMZ3 Devices from a 3.3-V Bus Application Report](#) for help creating 5 V from 3.3 V using a small, simple charge pump device.

10.9 Power Good (PWRGD)

The PWRGD pin is an open-drain output. Once the voltage on the SENSE+ pin is between 95% and 104% of the set voltage, the PWRGD pin pulldown is released and the pin floats. The recommended pullup resistor value is between 10 k Ω and 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5 V. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 91% or greater than 108% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.

10.10 SYNC_OUT

The LMZ31704 provides a 180° out-of-phase clock signal for applications requiring synchronization. The SYNC_OUT pin produces a 50% duty cycle clock signal that is the same frequency as the switching frequency of the device, but is 180° out of phase. Operating two devices 180° out of phase reduces input and output voltage ripple. The SYNC_OUT clock signal is compatible with other LMZ3 devices that have a CLK input.

10.11 Parallel Operation

Up to six LMZ31704 devices can be paralleled for increased output current. Multiple connections must be made between the paralleled devices and the component selection is slightly different than for a stand-alone LMZ31704 device. A typical LMZ31704 parallel schematic is shown in Figure 23. Refer to the [LMZ31710 Parallel Operation Application Report](#) for information and design help when paralleling multiple LMZ31704 devices.




Figure 23. Typical LMZ31704 Parallel Schematic

10.12 Light Load Efficiency (LLE)

The LMZ31704 operates in pulse skip mode at light load currents to improve efficiency and decrease power dissipation by reducing switching and gate drive losses.



These pulses may cause the output voltage to rise when there is no load to discharge the energy. For output voltages < 1.5 V, a minimum load is required. The amount of required load can be determined by Equation 2. In most cases, the minimum current drawn by the load circuit will be enough to satisfy this load. Applications requiring a load resistor to meet the minimum load, the added power dissipation will be ≤ 3.6 mW. A single 0402 size resistor across V_{OUT} and PGND can be used.

$$I_{\text{MIN}} = 600 \mu\text{A} - \left(\frac{V_{\text{OUT}}}{1.43\text{k} + R_{\text{SET}}} \right) (\text{A}) \quad (2)$$

When V_{OUT} = 0.6 V and R_{SET} = OPEN, the minimum load current is 600 µA.

10.13 Power-Up Characteristics

When configured as shown in the front page schematic, the LMZ31704 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. [Figure 24](#) shows the start-up waveforms for a LMZ31704, operating from a 5-V input (PVIN=VIN) and with the output voltage adjusted to 1.8 V. [Figure 25](#) shows the start-up waveforms for a LMZ31704 starting up into a pre-biased output voltage.



10.14 Pre-Biased Start-up

The LMZ31704 has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During pre-biased startup, the low-side MOSFET does not turn on until the high-side MOSFET has started switching. The high-side MOSFET does not start switching until the slow-start voltage exceeds the voltage on the VADJ pin. Refer to [Figure 25](#).

10.15 Remote Sense

The SENSE+ pin must be connected to V_{OUT} at the load, or at the device pins.

Connecting the SENSE+ pin to V_{OUT} at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

10.16 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 165°C typically.

10.17 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state. The INH pin has an internal pullup current source, allowing the user to float the INH pin for enabling the device.

If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin. Using a voltage supervisor to control the INH pin allows control of the turnon and turnoff of the device as opposed to relying on the ramp up or down of the input voltage source.

Figure 26 shows the typical application of the inhibit function. Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 27. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 28. A regulated output voltage is produced within 2 ms.




Figure 26. Typical Inhibit Control




Figure 27. Inhibit Turnoff

Figure 28. Inhibit Turnon

10.18 Slow Start (SS/TR)

Connecting the STSEL pin to AGND and leaving SS/TR pin open enables the internal SS capacitor with a slow start interval of approximately 1.2 ms. Adding additional capacitance between the SS pin and AGND increases the slow start time. Increasing the slow start time reduces inrush current seen by the input source and reduce the current seen by the device when charging the output capacitors. To avoid the activation of current limit and ensure proper start-up, the SS capacitor may need to be increased when operating near the maximum output capacitance limit.

Figure 29 shows an additional SS capacitor connected to the SS/TR pin and the STSEL pin connected to AGND. See Table 6 for SS capacitor values and timing interval.




Figure 29. Slow-Start Capacitor (C_{SS}) and STSEL Connection

Table 6. Slow-Start Capacitor Values and Slow-Start Time

C _{SS} (nF)	OPEN	3.3	4.7	10	15	22	33
SS Time (msec)	1.2	2.1	2.5	3.8	5.1	7.0	9.8

10.19 Overcurrent Protection

For protection against load faults, the LMZ31704 incorporates output overcurrent protection. The overcurrent protection mode can be selected using the OCP_SEL pin. Leaving the OCP_SEL pin open selects hiccup mode and connecting it to AGND selects cycle-by-cycle mode. In hiccup mode, applying a load that exceeds the overcurrent threshold of the regulator causes the regulated output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up as shown in Figure 30. This is described as a hiccup mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in Figure 31.

In cycle-by-cycle mode, applying a load that exceeds the overcurrent threshold of the regulator limits the output current and reduces the output voltage as shown in Figure 32. During this period, the current flowing into the fault remains high causing the power dissipation to stay high as well. Once the overcurrent condition is removed, the output voltage returns to the set-point voltage as shown in Figure 33.




Figure 30. Overcurrent Limiting (Hiccup)




Figure 31. Removal of Overcurrent (Hiccup)




Figure 32. Overcurrent Limiting (Cycle-by-Cycle)




Figure 33. Removal of Overcurrent (Cycle-by-Cycle)

10.20 Synchronization (CLK)

An internal phase locked loop (PLL) has been implemented to allow synchronization between 200 kHz and 1200 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.5 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 34.

Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the RT resistor (R_{RT}).




Figure 34. RT/CLK Configuration

The switching frequency must be selected based on the output voltages of the devices being synchronized. shows the allowable frequencies for a given range of output voltages. The allowable switching frequency changes based on the maximum output current (I_{OUT}) of an application. The table shows the V_{OUT} range when $I_{OUT} \leq 4$ A, 3 A, and 2 A. For the most efficient solution, always synchronize to the lowest allowable frequency. For example, an application requires synchronizing three LMZ31704 devices with output voltages of 1.0 V, 1.2 V, and 1.8 V, all powered from $P_{VIN} = 12$ V. Table 7 shows that all three output voltages should be synchronized to 300 kHz.

Table 7. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	P _{VIN} = 12 V			P _{VIN} = 5 V		
	V _{OUT} RANGE (V)			V _{OUT} RANGE (V)		
	I _{OUT} ≤ 4 A	I _{OUT} ≤ 3 A	I _{OUT} ≤ 2 A	I _{OUT} ≤ 4 A	I _{OUT} ≤ 3 A	I _{OUT} ≤ 2 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 4.3	0.6 - 4.3	0.6 - 4.2
300	0.8 - 1.8	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.2
400	1.1 - 2.7	1.1 - 4.1	1.1 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.2
500	1.3 - 3.9	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.2
600	1.6 - 5.5	1.6 - 5.5	1.6 - 5.5	0.8 - 4.3	0.8 - 4.3	0.6 - 4.2
700	1.9 - 5.5	1.9 - 5.5	1.9 - 5.5	0.8 - 4.2	0.8 - 4.2	0.8 - 4.2
800	2.1 - 5.5	2.1 - 5.5	2.1 - 5.5	0.9 - 4.1	0.9 - 4.1	0.8 - 4.1
900	2.4 - 5.5	2.4 - 5.5	2.4 - 5.5	1.0 - 4.0	1.0 - 4.0	0.9 - 4.0
1000	2.6 - 5.5	2.6 - 5.5	2.6 - 5.5	1.1 - 3.9	1.1 - 3.9	1.0 - 3.9
1100	2.9 - 5.5	2.9 - 5.5	2.9 - 5.5	1.2 - 3.8	1.2 - 3.8	1.1 - 3.8
1200	3.2 - 5.5	3.2 - 5.5	3.2 - 5.5	1.5 - 3.7	1.5 - 3.7	1.2 - 3.7

10.21 Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, INH and PWRGD pins. The sequential method is illustrated in Figure 35 using two LMZ31704 devices. The PWRGD pin of the first device is coupled to the INH pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 36 shows sequential turn-on waveforms of two LMZ31704 devices.




Figure 35. Sequencing Schematic




Figure 36. Sequencing Waveforms

Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 37 to the output of the power supply that needs to be tracked or to another voltage reference source. The tracking voltage must exceed 750 mV before V_{OUT2} reaches its set-point voltage. The PWRGD output of the V_{OUT2} device can remain low if the tracking voltage does not exceed 1.4 V. Figure 38 shows simultaneous turnon waveforms of two LMZ31704 devices. Use Equation 3 and Equation 4 to calculate the values of R1 and R2.

$$R1 = \frac{(V_{OUT2} \times 12.6)}{0.6} \text{ (k}\Omega\text{)}$$

(3)

$$R2 = \frac{0.6 \times R1}{(V_{OUT2} - 0.6)} \text{ (k}\Omega\text{)}$$

(4)




Figure 37. Simultaneous Tracking Schematic




Figure 38. Simultaneous Tracking Waveforms

10.22 Programmable Undervoltage Lockout (UVLO)

The LMZ31704 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 4.5 V (max) with a typical hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a higher UVLO threshold for a combined VIN and PVIN, then the UVLO pin can be configured as shown in [Figure 39](#) or [Figure 40](#). [Table 8](#) lists standard values for R_{UVLO1} and R_{UVLO2} to adjust the VIN UVLO voltage up.





Table 8. Standard Resistor values for Adjusting VIN UVLO

VIN UVLO (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0
R_{UVLO1} (k Ω)	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1
R_{UVLO2} (k Ω)	21.5	18.7	16.9	15.4	14.0	13.0	12.1	11.3	10.5	9.76	9.31
Hysteresis (mV)	400	415	430	450	465	480	500	515	530	550	565

For a split rail application, if a secondary UVLO on PVIN is required, VIN must be ≥ 4.5 V. [Figure 41](#) shows the PVIN UVLO configuration. Use [Table 9](#) to select R_{UVLO1} and R_{UVLO2} for PVIN. If PVIN UVLO is set for less than 3.5 V, a 5.1-V zener diode should be added to clamp the voltage on the UVLO pin below 6 V.




Table 9. Standard Resistor Values for Adjusting PVIN UVLO, (VIN ≥ 4.5 V)

PVIN UVLO (V)	2.9	3.0	3.5	4.0	4.5	For higher PVIN UVLO voltages, see Table 8 for resistor values
R_{UVLO1} (k Ω)	68.1	68.1	68.1	68.1	68.1	
R_{UVLO2} (k Ω)	47.5	44.2	34.8	28.7	24.3	
Hysteresis (mV)	330	335	350	365	385	

10.23 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 42 through Figure 45 shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (PVIN, V_{OUT}, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another.
- Place R_{SET}, R_{RT}, and C_{SS} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.




Figure 42. Typical Top-Layer Layout




Figure 43. Typical Layer-2 Layout




Figure 44. Typical Layer-3 Layout






Figure 45. Typical Bottom-Layer Layout

10.24 EMI

The LMZ31704 is compliant with EN55022 Class B radiated emissions. Figure 46 and Figure 47 show typical examples of radiated emissions plots for the LMZ31704 operating from 5 V and 12 V, respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.



11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

11.1.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、LMZ31704デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。

[『BQFNパッケージのハンダ付け要件』](#)

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 サポート・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.5 商標

Eco-mode, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.7 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報


以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合があります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

12.1 Tape and Reel Information



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ31704RVQR	B3QFN	RVQ	42	500	330.0	24.4	10.35	10.35	4.6	16.0	24.0	Q2
LMZ31704RVQT	B3QFN	RVQ	42	250	330.0	24.4	10.35	10.35	4.6	16.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ31704RVQR	B3QFN	RVQ	42	500	383.0	353.0	58.0
LMZ31704RVQT	B3QFN	RVQ	42	250	383.0	353.0	58.0

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMZ31704RVQR	Active	Production	B3QFN (RVQ) 42	500 LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	(54020, LMZ31704)
LMZ31704RVQR.A	Active	Production	B3QFN (RVQ) 42	500 LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	(54020, LMZ31704)
LMZ31704RVQR.B	Active	Production	B3QFN (RVQ) 42	500 LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	(54020, LMZ31704)
LMZ31704RVQT	Active	Production	B3QFN (RVQ) 42	250 SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	(54020, LMZ31704)
LMZ31704RVQT.A	Active	Production	B3QFN (RVQ) 42	250 SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	(54020, LMZ31704)
LMZ31704RVQT.B	Active	Production	B3QFN (RVQ) 42	250 SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	(54020, LMZ31704)
LMZ31704RVQTG4.A	Active	Production	B3QFN (RVQ) 42	250 SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	LMZ31704
LMZ31704RVQTG4.B	Active	Production	B3QFN (RVQ) 42	250 SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	LMZ31704

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ31704RVQR	B3QFN	RVQ	42	500	330.0	24.4	10.35	10.35	4.6	16.0	24.0	Q2
LMZ31704RVQT	B3QFN	RVQ	42	250	330.0	24.4	10.35	10.35	4.6	16.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ31704RVQR	B3QFN	RVQ	42	500	383.0	353.0	58.0
LMZ31704RVQT	B3QFN	RVQ	42	250	383.0	353.0	58.0

RVQ0042A

B3QFN - 4.4 mm max height

SUPER THICK QUAD FLATPACK - NO LEAD



4228255/A 11/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RVQ0042A

B3QFN - 4.4 mm max height

SUPER THICK QUAD FLATPACK - NO LEAD



4228255/A 11/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RVQ0042A

B3QFN - 4.4 mm max height

SUPER THICK QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.1 mm STENCIL THICKNESS
 SCALE: 10X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PAD 41: 81%
 PAD 42: 80%

4228255/A 11/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated