

# LMX2572 6.4GHz、位相同期および JESD204B 対応の低消費電力、広帯域 RF シンセサイザ

## 1 特長

- 出力周波数: 12.5MHz~6.4GHz
- 低消費電力: 3.3V 電源で 75mA
- 100kHz オフセットで位相ノイズ -106dBc/Hz (6.4GHz キャリア使用時)
- PLL 性能指数: -232dBc/Hz
- PLL 正規化 1/f ノイズ: -123.5dBc/Hz
- 32 ビットのフラクショナル N 分周器
- プログラマブル入力マルチプライヤによる整数境界スプリアスの解消
- 複数デバイス間の出力位相の同期
- プログラム可能な遅延により JESD204B SYSREF をサポート
- ランプおよびチャープ機能のサポート
- FSK 直接デジタル変調のサポート
- 2 つのプログラム可能な出力電力レベル差分出力
- 高速な VCO 較正: 20μs 未満
- 単一の 3V~3.5V 電源

## 2 アプリケーション

- 試験および計測機器
- デジタル 2 ウェイ無線
- 低消費電力の無線通信システム
- 衛星通信
- ワイヤレス・マイク
- 独自のワイヤレス・コネクティビティ
- MIMO
- レーダー
- 高速データ・コンバータのクロック供給

## 3 概要

LMX2572は低消費電力、高性能の広帯域シンセサイザで、内部ダブラーを使用せずに、12.5MHz~6.4GHz の範囲で任意の周波数を生成できます。PLLは非常に優れた性能を実現しながら、単一の3.3V電源で消費電力はわずか75mAです。


LMX2572は、デジタル・モバイル・ラジオ(DMR)やワイヤレス・マイクなどのアプリケーション向けに、FSK変調をサポートしています。離散レベルFSKおよびパルス整形FSKもサポートされています。プログラミングまたはピンにより、直接デジタルFSK変調を実現できます。

### 製品情報<sup>(1)</sup>

| 型番      | パッケージ     | 本体サイズ(公称)     |
|---------|-----------|---------------|
| LMX2572 | VQFN (40) | 6.00mm×6.00mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 機能ブロック図



## 目次

|     |                                  |    |      |                                |    |
|-----|----------------------------------|----|------|--------------------------------|----|
| 1   | 特長                               | 1  | 8.5  | Programming                    | 22 |
| 2   | アプリケーション                         | 1  | 8.6  | Register Maps                  | 25 |
| 3   | 概要                               | 1  | 9    | Application and Implementation | 65 |
| 4   | 改訂履歴                             | 2  | 9.1  | Application Information        | 65 |
| 5   | 概要 (続き)                          | 4  | 9.2  | Typical Application            | 77 |
| 6   | Pin Configuration and Functions  | 5  | 9.3  | Do's and Don'ts                | 79 |
| 7   | Specifications                   | 6  | 10   | Power Supply Recommendations   | 80 |
| 7.1 | Absolute Maximum Ratings         | 6  | 11   | Layout                         | 81 |
| 7.2 | ESD Ratings                      | 6  | 11.1 | Layout Guidelines              | 81 |
| 7.3 | Recommended Operating Conditions | 7  | 11.2 | Layout Example                 | 81 |
| 7.4 | Thermal Information              | 7  | 12   | デバイスおよびドキュメントのサポート             | 82 |
| 7.5 | Electrical Characteristics       | 7  | 12.1 | デバイス・サポート                      | 82 |
| 7.6 | Timing Requirements              | 9  | 12.2 | ドキュメントのサポート                    | 82 |
| 7.7 | Timing Diagrams                  | 10 | 12.3 | ドキュメントの更新通知を受け取る方法             | 82 |
| 7.8 | Typical Characteristics          | 11 | 12.4 | コミュニティ・リソース                    | 82 |
| 8   | Detailed Description             | 16 | 12.5 | 商標                             | 82 |
| 8.1 | Overview                         | 16 | 12.6 | 静電気放電に関する注意事項                  | 82 |
| 8.2 | Functional Block Diagram         | 16 | 12.7 | Glossary                       | 82 |
| 8.3 | Feature Description              | 16 | 13   | メカニカル、パッケージ、および注文情報            | 82 |
| 8.4 | Device Functional Modes          | 21 |      |                                |    |

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision A (October 2017) から Revision B に変更

Page

|   |                                                                                                                                                                                                                                                                                                                       |    |
|---|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| • | Changed RampDir pin description from: ...ramp size selection... to: ...ramp segment selection...                                                                                                                                                                                                                      | 5  |
| • | Changed RFoutAM pin description from: High impedance... to: Low impedance...                                                                                                                                                                                                                                          | 5  |
| • | Changed RFoutAP pin description from: High impedance... to: Low impedance...                                                                                                                                                                                                                                          | 5  |
| • | Changed RFoutBM pin description from: High impedance... to: Low impedance...                                                                                                                                                                                                                                          | 5  |
| • | Changed RFoutBP pin description from: High impedance... to: Low impedance...                                                                                                                                                                                                                                          | 5  |
| • | Changed VbiasVCO pin decoupling capacitor requirement                                                                                                                                                                                                                                                                 | 6  |
| • | Changed VbiasVCO2 pin decoupling capacitor requirement                                                                                                                                                                                                                                                                | 6  |
| • | Changed VccMASH pin decoupling capacitor requirement                                                                                                                                                                                                                                                                  | 6  |
| • | Changed VccVCO pin decoupling capacitor requirement                                                                                                                                                                                                                                                                   | 6  |
| • | Changed VccVCO2 pin decoupling capacitor requirement                                                                                                                                                                                                                                                                  | 6  |
| • | Changed VregVCO pin decoupling capacitor requirement                                                                                                                                                                                                                                                                  | 6  |
| • | Added Vtune pin shunt capacitor requirement                                                                                                                                                                                                                                                                           | 6  |
| • | Changed V <sub>OH</sub> and V <sub>OL</sub> data in Electrical Characteristics                                                                                                                                                                                                                                        | 9  |
| • | Changed SCK to CSB low time symbol                                                                                                                                                                                                                                                                                    | 9  |
| • | 変更 図 28                                                                                                                                                                                                                                                                                                               | 14 |
| • | 追加 charge pump gain table                                                                                                                                                                                                                                                                                             | 17 |
| • | 削除 sentence 'When the device comes out of the powered down state, either by resuming the POWERDOWN bit to zero or by pulling back CE pin HIGH (if it was powered down by CE pin), it is required that register R0 with FCAL_EN = 1 be programmed again to re-calibrate the device.' from the <i>Powerdown</i> section | 19 |
| • | 追加 sentence 'The wake-up time for the device to come out of the powered state is adjustable.' to the <i>Powerdown</i> section                                                                                                                                                                                         | 19 |
| • | 変更 <i>Programming Sequence</i> step from: Wait 100 μs... to: Wait 500 μs                                                                                                                                                                                                                                              | 22 |
| • | 変更 R6 initial programming from: No to: Depends                                                                                                                                                                                                                                                                        | 22 |
| • | 変更 R52 initial programming from: No to: Yes                                                                                                                                                                                                                                                                           | 23 |

## 改訂履歴 (continued)

|                                                                                                                                                                                                                                                                                                                                                                                                                                 |    |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| • Added LDO_DLY in register R6 .....                                                                                                                                                                                                                                                                                                                                                                                            | 25 |
| • Changed R15[0] from: 1 to: 0 .....                                                                                                                                                                                                                                                                                                                                                                                            | 25 |
| • Changed R15 POR value .....                                                                                                                                                                                                                                                                                                                                                                                                   | 25 |
| • Changed R20[14] from: 0 to: 1 .....                                                                                                                                                                                                                                                                                                                                                                                           | 25 |
| • Changed R52[0] from: 0 to: 1 .....                                                                                                                                                                                                                                                                                                                                                                                            | 26 |
| • 変更 register R0, FCAL_HPFADJ value definition .....                                                                                                                                                                                                                                                                                                                                                                            | 29 |
| • 追加 sentence 'Writing 0 to this field is prohibited.' to FCAL_EN bit description .....                                                                                                                                                                                                                                                                                                                                         | 29 |
| • 追加 LDO_DLY in register R6 .....                                                                                                                                                                                                                                                                                                                                                                                               | 31 |
| • 変更 MULT bit description from: ...30 MHz... to: ...40 MHz .....                                                                                                                                                                                                                                                                                                                                                                | 33 |
| • 変更 register R14 default value .....                                                                                                                                                                                                                                                                                                                                                                                           | 34 |
| • 変更 R15[0] from: 1 to: 0 .....                                                                                                                                                                                                                                                                                                                                                                                                 | 34 |
| • 変更 register R20 default value .....                                                                                                                                                                                                                                                                                                                                                                                           | 36 |
| • 削除 VCO_SEL_STRT_EN = 1 in Register 20 Field Descriptions .....                                                                                                                                                                                                                                                                                                                                                                | 36 |
| • 変更 register R46, OUTB_MUX value definition .....                                                                                                                                                                                                                                                                                                                                                                              | 43 |
| • 変更 register R52 programming value .....                                                                                                                                                                                                                                                                                                                                                                                       | 45 |
| • 変更 register R58, INPIN_LVL value definition .....                                                                                                                                                                                                                                                                                                                                                                             | 46 |
| • 変更 from: MASH reset count... to: This register .....                                                                                                                                                                                                                                                                                                                                                                          | 49 |
| • 変更 VCO_CAPCTRL_STRT reset value .....                                                                                                                                                                                                                                                                                                                                                                                         | 52 |
| • 変更 register R114, FSK_MODE_SEL value definition .....                                                                                                                                                                                                                                                                                                                                                                         | 62 |
| • 変更 <a href="#">図 165</a> and <a href="#">図 166</a> .....                                                                                                                                                                                                                                                                                                                                                                      | 66 |
| • 変更 setup procedure step from: ...divide N... to: ...set N = N' / 2... .....                                                                                                                                                                                                                                                                                                                                                   | 69 |
| • 変更 RAMP_MODE = 1 to RAMP_MANUAL = 1 in the <i>Manual Ramping Mode</i> section .....                                                                                                                                                                                                                                                                                                                                           | 70 |
| • 変更 RAMP_THRESH value suggestion .....                                                                                                                                                                                                                                                                                                                                                                                         | 70 |
| • 削除 paragraph 'For ramping that are not calibration free, the ramp waveform is more like a staircase ramp. For all automatic ramping waveforms, be aware that there is a very small phase disturbance as the VCO crosses over the integer boundary, so one might consider using the input Multiplier to avoid these or timing the VCO calibration at integer boundaries.' from the <i>Automatic Ramping Mode</i> section ..... | 71 |
| • 変更 ADR_HOLD = 1 to ADD_HOLD = 1 .....                                                                                                                                                                                                                                                                                                                                                                                         | 75 |
| • 追加 an application section for external loop filter .....                                                                                                                                                                                                                                                                                                                                                                      | 76 |
| • 追加 an application section for powerup wake up time .....                                                                                                                                                                                                                                                                                                                                                                      | 76 |

## 2017年8月発行のものから更新

## Page


|                              |   |
|------------------------------|---|
| • 事前情報から量産データのリリースに 変更 ..... | 1 |
|------------------------------|---|

## 5 概要（続き）

LMX2572を使用すると、複数デバイス間で出力を同期でき、入力と出力の間に確定的な遅延を必要とするアプリケーションにも対応できます。LMX2572には小さな粒度で位相を調整するオプションがあり、基板上やデバイス内での遅延の不一致を補正できます。周波数ランプ生成機能では、自動ランプ生成オプションまたは最大の柔軟性を実現する手動オプションを使用して、最大2セグメントのランプを合成できます。高速較正アルゴリズムにより、ユーザーは周波数を20 $\mu$ s以内で変更できます。また、LMX2572はSYSREF (JESD204B規格に準拠)の生成および反復もサポートしているため、高速データ・コンバータに最適な低消費電力、低ノイズのクロック・ソースです。この構成には、基板配線での遅延時間の相違に対応するため、遅延を微調整する機能があります。

LMX2572には、単一の3.3V電源からのLDOが搭載されているため、オンボードの低ノイズLDOが必要ありません。

## 6 Pin Configuration and Functions



### Pin Functions

| PIN     |                      | I/O    | DESCRIPTION                                                                                                                               |
|---------|----------------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------|
| NAME    | NO.                  |        |                                                                                                                                           |
| CE      | 1                    | Input  | Chip enable. High impedance CMOS input. 1.8-V to 3.3-V logic. Active HIGH powers on the device.                                           |
| CPout   | 12                   | Output | Charge pump output. Place C1 of loop filter close to this pin.                                                                            |
| CSB     | 24                   | Input  | SPI latch. High impedance CMOS input. 1.8-V to 3.3-V logic.                                                                               |
| DAP     | —                    | Ground | RF ground.                                                                                                                                |
| GND     | 2, 4, 25, 31, 34, 39 | Ground | VCO ground.                                                                                                                               |
|         | 6, 14, 40            | Ground | Digital ground.                                                                                                                           |
|         | 13                   | Ground | Charge pump ground.                                                                                                                       |
| MUXout  | 20                   | Output | Multiplexed output pin. Configurable between lock detect and register readback.                                                           |
| OSCinM  | 9                    | Input  | Reference input clock (–). High impedance self-biasing pin. Requires AC-coupling.                                                         |
| OSCinP  | 8                    | Input  | Reference input clock (+). High impedance self-biasing pin. Requires AC-coupling.                                                         |
| RampClk | 30                   | Input  | Ramp trigger in automatic ramping mode or ramp clock in manual ramping mode. High impedance CMOS input. 1.8-V to 3.3-V logic.             |
| RampDir | 32                   | Input  | Ramp trigger in automatic ramping mode or ramp segment selection in manual ramping mode. High impedance CMOS input. 1.8-V to 3.3-V logic. |
| RFoutAM | 22                   | Output | Differential output A (–). Low impedance output. Requires AC-coupling.                                                                    |
| RFoutAP | 23                   | Output | Differential output A (+). Low impedance output. Requires AC-coupling.                                                                    |
| RFoutBM | 18                   | Output | Differential output B (–). Low impedance output. Requires AC-coupling. Configurable between RF output or SYSREF output.                   |
| RFoutBP | 19                   | Output | Differential output B (+). Low impedance output. Requires AC-coupling. Configurable between RF output or SYSREF output.                   |

## Pin Functions (continued)

| PIN        |     | I/O    | DESCRIPTION                                                                                                                       |
|------------|-----|--------|-----------------------------------------------------------------------------------------------------------------------------------|
| NAME       | NO. |        |                                                                                                                                   |
| SCK        | 16  | Input  | SPI clock. High impedance CMOS input. 1.8-V to 3.3-V logic.                                                                       |
| SDI        | 17  | Input  | SPI data. High impedance CMOS input. 1.8-V to 3.3-V logic.                                                                        |
| SYNC       | 5   | Input  | Phase synchronization trigger. Configurable to accept CMOS input (1.8-V to 3.3-V logic) or differential input.                    |
| SysRefReq  | 28  | Input  | SYSREF request for JESD204B support. Configurable to accept CMOS input (1.8-V to 3.3-V logic) or differential input.              |
| VbiasVARAC | 33  | Bypass | VCO Varactor bias. Connect a 10-μF decoupling capacitor to VCO ground.                                                            |
| VbiasVCO   | 3   | Bypass | VCO bias. Connect a 470-nF (X7R) decoupling capacitor to VCO ground as close to this pin as possible.                             |
| VbiasVCO2  | 27  | Bypass | VCO bias. Connect a 100-nF (X7R) decoupling capacitor to VCO ground.                                                              |
| VccBUF     | 21  | Supply | Supply for output buffers. Connect a 0.1-μF decoupling capacitor to RF ground.                                                    |
| VccCP      | 11  | Supply | Supply for charge pump. Connect a 0.1-μF decoupling capacitor to charge pump ground.                                              |
| VccDIG     | 7   | Supply | Digital power supply. Connect a 0.1-μF decoupling capacitor to digital ground.                                                    |
| VccMASH    | 15  | Supply | Digital power supply. Connect a 1-μF decoupling capacitor to digital ground.                                                      |
| VccVCO     | 37  | Supply | Supply for VCO. Connect a 1-μF decoupling capacitor to VCO ground.                                                                |
| VccVCO2    | 26  | Supply | Supply for VCO. Connect a 1-μF decoupling capacitor to VCO ground.                                                                |
| VrefVCO    | 36  | Bypass | VCO supply reference. Connect a 10-μF decoupling capacitor to VCO ground.                                                         |
| VrefVCO2   | 29  | Bypass | VCO supply reference. Connect a 10-μF decoupling capacitor to VCO ground.                                                         |
| VregIN     | 10  | Bypass | Input reference path regulator output. Connect a 1-μF decoupling capacitor to RF ground as close to this pin as possible.         |
| VregVCO    | 38  | Bypass | VCO regulator node. Connect a 10-nF decoupling capacitor to VCO ground.                                                           |
| Vtune      | 35  | Input  | VCO tuning voltage input. Connect a 1.5-nF or more capacitor to VCO ground. See <a href="#">External Loop Filter</a> for details. |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                          | MIN  | MAX                   | UNIT |
|------------------------------------------|------|-----------------------|------|
| V <sub>CC</sub> Power supply voltage     | −0.3 | 3.6                   | V    |
| V <sub>IN</sub> Digital IO input voltage |      | V <sub>CC</sub> + 0.3 | V    |
| T <sub>J</sub> Junction temperature      |      | 150                   | °C   |
| T <sub>stg</sub> Storage temperature     | −65  | 150                   | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|                                            | VALUE                                                                                    | UNIT  |
|--------------------------------------------|------------------------------------------------------------------------------------------|-------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | ±2000 |
|                                            | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | ±500  |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                |                      | MIN | NOM | MAX | UNIT |
|----------------|----------------------|-----|-----|-----|------|
| T <sub>A</sub> | Ambient temperature  | –40 |     | 85  | °C   |
| T <sub>J</sub> | Junction temperature |     |     | 125 | °C   |

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | LMX2572    | UNIT |
|-------------------------------|----------------------------------------------|------------|------|
|                               |                                              | RHA (VQFN) |      |
|                               |                                              | 40 PINS    |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 25.5       | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 14.4       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 8.0        | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.2        | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 7.9        | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 1.2        | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 7.5 Electrical Characteristics

3.0 V ≤ V<sub>CC</sub> ≤ 3.5 V, –40°C ≤ T<sub>A</sub> ≤ 85°C. Typical values are at V<sub>CC</sub> = 3.3 V, 25°C (unless otherwise noted)

| PARAMETER            |                                         | TEST CONDITIONS                                        |                                    | MIN  | TYP | MAX | UNIT |
|----------------------|-----------------------------------------|--------------------------------------------------------|------------------------------------|------|-----|-----|------|
| POWER SUPPLY         |                                         |                                                        |                                    |      |     |     |      |
| V <sub>CC</sub>      | Supply voltage                          |                                                        |                                    | 3    | 3.3 | 3.5 | V    |
| I <sub>CC</sub>      | Supply current                          | f <sub>PD</sub> = 20 MHz; I <sub>CPout</sub> = 1.25 mA | Direct VCO output <sup>(1)</sup>   | 75   |     | mA  |      |
|                      |                                         | f <sub>PD</sub> = 100 MHz; I <sub>CPout</sub> = 2.5 mA |                                    | 79   |     |     |      |
|                      |                                         | f <sub>PD</sub> = 20 MHz; I <sub>CPout</sub> = 1.25 mA | Divided down output <sup>(2)</sup> | 82   |     |     |      |
|                      |                                         | f <sub>PD</sub> = 100 MHz; I <sub>CPout</sub> = 2.5 mA |                                    | 86   |     |     |      |
| I <sub>CCPD</sub>    | Power down current                      |                                                        |                                    | 2.5  |     |     |      |
| INPUT SIGNAL PATH    |                                         |                                                        |                                    |      |     |     |      |
| f <sub>OSCin</sub>   | OSCin input frequency                   | OSC_2X = 0 (Doubler bypassed)                          |                                    | 5    |     | 250 | MHz  |
|                      |                                         | OSC_2X = 1 (Doubler enabled)                           |                                    | 5    |     | 125 |      |
| V <sub>OSCin</sub>   | OSCin input voltage <sup>(3)</sup>      | Single-ended input buffer                              |                                    | 0.3  |     | 3.6 | V    |
|                      |                                         | Differential input buffer                              |                                    | 0.15 |     | 1   |      |
| f <sub>MULTin</sub>  | Multiplier input frequency              | MULT ≥ 3                                               |                                    | 10   |     | 40  | MHz  |
| f <sub>MULTout</sub> | Multiplier output frequency             |                                                        |                                    | 60   |     | 150 |      |
| PLL                  |                                         |                                                        |                                    |      |     |     |      |
| f <sub>PD</sub>      | Phase detector frequency <sup>(4)</sup> | Integer channel                                        |                                    | 0.25 |     | 250 | MHz  |
|                      |                                         | 1 <sup>st</sup> and 2 <sup>nd</sup> order modulator    |                                    | 5    |     | 200 |      |
|                      |                                         | 3 <sup>rd</sup> order modulator                        |                                    | 5    |     | 160 |      |
|                      |                                         | 4 <sup>th</sup> order modulator                        |                                    | 5    |     | 120 |      |
| I <sub>CPout</sub>   | Charge pump current                     | CPG = 1                                                |                                    | 625  |     | μA  |      |
|                      |                                         | CPG = 2                                                |                                    | 1250 |     |     |      |
|                      |                                         | CPG = 3                                                |                                    | 1875 |     |     |      |
|                      |                                         | ...                                                    |                                    | ...  |     |     |      |
|                      |                                         | CPG = 15                                               |                                    | 6875 |     |     |      |

(1) f<sub>OSCin</sub> = 100 MHz; f<sub>VCO</sub> = f<sub>OUT</sub> = 6.4 GHz; P<sub>OUT</sub> = 0 dBm; OSC\_2X = 0; MULT = 1; one RF output.

(2) f<sub>OSCin</sub> = 100 MHz; f<sub>VCO</sub> = 6.4 GHz; f<sub>OUT</sub> = 3.2 GHz; P<sub>OUT</sub> = 0 dBm; OSC\_2X = 0; MULT = 1; one RF output.

(3) See [OSCin Configuration](#) for definition of OSCin input voltage.

(4) For lower VCO frequencies, the N-divider minimum value can limit the phase detector frequency.

## Electrical Characteristics (continued)

3.0 V ≤ V<sub>CC</sub> ≤ 3.5 V, −40°C ≤ T<sub>A</sub> ≤ 85°C. Typical values are at V<sub>CC</sub> = 3.3 V, 25°C (unless otherwise noted)

| PARAMETER              |                                            | TEST CONDITIONS                                                                    |                | MIN  | TYP    | MAX  | UNIT   |
|------------------------|--------------------------------------------|------------------------------------------------------------------------------------|----------------|------|--------|------|--------|
| PN <sub>PLL_1/f</sub>  | Normalized PLL 1/f noise <sup>(5)</sup>    |                                                                                    |                |      | −123.5 |      | dBc/Hz |
| PN <sub>PLL_Flat</sub> | Normalized PLL noise floor <sup>(5)</sup>  | Integer channel <sup>(6)</sup>                                                     |                |      | −232   |      |        |
|                        |                                            | Fractional channel <sup>(7)</sup>                                                  |                |      | −232   |      |        |
| VCO                    |                                            |                                                                                    |                |      |        |      |        |
| f <sub>VCO</sub>       | VCO frequency                              |                                                                                    |                | 3200 |        | 6400 | MHz    |
| PN <sub>VCO</sub>      | Open loop VCO phase noise                  | f <sub>VCO</sub> = 3.4 GHz                                                         | 10 kHz         |      | −88    |      | dBc/Hz |
|                        |                                            |                                                                                    | 100 kHz        |      | −111   |      |        |
|                        |                                            |                                                                                    | 1 MHz          |      | −131   |      |        |
|                        |                                            |                                                                                    | 10 MHz         |      | −150   |      |        |
|                        |                                            | f <sub>VCO</sub> = 3.9 GHz                                                         | 10 kHz         |      | −87.5  |      |        |
|                        |                                            |                                                                                    | 100 kHz        |      | −111   |      |        |
|                        |                                            |                                                                                    | 1 MHz          |      | −131.5 |      |        |
|                        |                                            |                                                                                    | 10 MHz         |      | −150   |      |        |
|                        |                                            | f <sub>VCO</sub> = 4.4 GHz                                                         | 10 kHz         |      | −86.5  |      |        |
|                        |                                            |                                                                                    | 100 kHz        |      | −111   |      |        |
|                        |                                            |                                                                                    | 1 MHz          |      | −131   |      |        |
|                        |                                            |                                                                                    | 10 MHz         |      | −150   |      |        |
|                        |                                            | f <sub>VCO</sub> = 4.9 GHz                                                         | 10 kHz         |      | −85    |      |        |
|                        |                                            |                                                                                    | 100 kHz        |      | −110   |      |        |
|                        |                                            |                                                                                    | 1 MHz          |      | −130.5 |      |        |
|                        |                                            |                                                                                    | 10 MHz         |      | −149.5 |      |        |
|                        |                                            | f <sub>VCO</sub> = 5.4 GHz                                                         | 10 kHz         |      | −84.5  |      |        |
|                        |                                            |                                                                                    | 100 kHz        |      | −109   |      |        |
|                        |                                            |                                                                                    | 1 MHz          |      | −129.5 |      |        |
|                        |                                            |                                                                                    | 10 MHz         |      | −149   |      |        |
|                        |                                            | f <sub>VCO</sub> = 5.9 GHz                                                         | 10 kHz         |      | −84    |      |        |
|                        |                                            |                                                                                    | 100 kHz        |      | −108.5 |      |        |
|                        |                                            |                                                                                    | 1 MHz          |      | −129   |      |        |
|                        |                                            |                                                                                    | 10 MHz         |      | −148   |      |        |
| K <sub>VCO</sub>       | VCO gain                                   | f <sub>VCO</sub> = 3.4 GHz                                                         |                |      | 39     |      | MHz/V  |
|                        |                                            | f <sub>VCO</sub> = 3.9 GHz                                                         |                |      | 44     |      |        |
|                        |                                            | f <sub>VCO</sub> = 4.4 GHz                                                         |                |      | 55     |      |        |
|                        |                                            | f <sub>VCO</sub> = 4.9 GHz                                                         |                |      | 60     |      |        |
|                        |                                            | f <sub>VCO</sub> = 5.4 GHz                                                         |                |      | 69     |      |        |
|                        |                                            | f <sub>VCO</sub> = 5.9 GHz                                                         |                |      | 62     |      |        |
| t <sub>VCOcal</sub>    | VCO calibration-time <sup>(8)</sup>        | f <sub>OSCin</sub> = f <sub>PD</sub> = 100 MHz; Switch between 3.2 GHz and 6.4 GHz | No assist      |      | 130    |      | μs     |
|                        |                                            |                                                                                    | Partial assist |      | 50     |      |        |
|                        |                                            |                                                                                    | Full assist    |      | 5      |      |        |
| Δ <sub>TCL</sub>       | Allowable temperature drift <sup>(9)</sup> | VCO not being re-calibrated, −40°C ≤ T <sub>A</sub> ≤ 85°C                         |                |      |        | 125  | °C     |

(5) Measured with a clean OSCin signal with a high slew rate using a wide loop bandwidth. The noise metrics model the PLL noise for an infinite loop bandwidth as: PLL<sub>Total</sub> = 10\*log[10<sup>(PLL\_Flat/10)</sup>+10<sup>(PLL\_Flicker/10)</sup>]; PLL<sub>Flat</sub> = PN1 Hz + 20\*log(N) + 10\*log(f<sub>PD</sub>); PLL<sub>Flicker</sub> = PN10 kHz - 10\*log(Offset/10 kHz) + 20\*log(f<sub>OUT</sub>/1 GHz)

(6) f<sub>OSCin</sub> = 200 MHz; f<sub>PD</sub> = 100 MHz; f<sub>VCO</sub> = f<sub>OUT</sub> = 6 GHz

(7) f<sub>OSCin</sub> = 200 MHz; f<sub>PD</sub> = 100 MHz; f<sub>VCO</sub> = f<sub>OUT</sub> = 6.001 GHz; Fractional denominator = 1000.

(8) See [VCO Calibration](#) for details.

(9) Not tested in production. Ensured by characterization. Allowable temperature drift refers to programming the device at an initial temperature and allowing this temperature to drift WITHOUT reprogramming the device, and still have the device stay at lock. This change could be up or down in temperature and the specification does not apply to temperatures that go outside the recommended operating temperatures of the device.

## Electrical Characteristics (continued)

3.0 V ≤ V<sub>CC</sub> ≤ 3.5 V, −40°C ≤ T<sub>A</sub> ≤ 85°C. Typical values are at V<sub>CC</sub> = 3.3 V, 25°C (unless otherwise noted)


| PARAMETER               |                                 | TEST CONDITIONS                                                                      |               | MIN                   | TYP | MAX             | UNIT |
|-------------------------|---------------------------------|--------------------------------------------------------------------------------------|---------------|-----------------------|-----|-----------------|------|
| RF OUTPUT               |                                 |                                                                                      |               |                       |     |                 |      |
| f <sub>OUT</sub>        | RF output frequency             |                                                                                      |               | 12.5                  |     | 6400            | MHz  |
| P <sub>OUT</sub>        | Single-ended output power       | f <sub>OUT</sub> = 6.4GHz                                                            | OUTx_PWR = 50 | 4.5                   |     |                 | dBm  |
| H2 <sub>OUT</sub>       | Second harmonic                 | f <sub>VCO</sub> = f <sub>OUT</sub> = 6.4 GHz                                        |               | −20                   |     | dBc             |      |
|                         |                                 | f <sub>VCO</sub> = 6.4 GHz, f <sub>OUT</sub> = 3.2 GHz                               |               | −37                   |     |                 |      |
| H3 <sub>OUT</sub>       | Third harmonic                  | f <sub>VCO</sub> = f <sub>OUT</sub> = 6.4 GHz                                        |               | −25                   |     |                 |      |
|                         |                                 | f <sub>VCO</sub> = 6.4 GHz, f <sub>OUT</sub> = 3.2 GHz                               |               | −13                   |     |                 |      |
| t <sub>skew</sub> CH    | Channel to channel skew         | f <sub>OUT</sub> = 3.2 GHz                                                           |               | 14                    |     |                 | ps   |
| PHASE SYNCHRONIZATION   |                                 |                                                                                      |               |                       |     |                 |      |
| f <sub>OSCin</sub> SYNC | OSCin input frequency with SYNC | Category 3                                                                           |               | 5                     |     | 100             | MHz  |
|                         |                                 | Categories 1 and 2                                                                   |               | 5                     |     | 200             |      |
| t <sub>skew</sub> SYNC  | OSCin to RFout skew             | After phase synchronization;<br>f <sub>OSCin</sub> SYNC = f <sub>OUT</sub> = 100 MHz |               | 2                     |     |                 | ns   |
| DIGITAL INTERFACE       |                                 |                                                                                      |               |                       |     |                 |      |
| V <sub>IH</sub>         | High-level input voltage        |                                                                                      |               | 1.4                   |     | V <sub>CC</sub> | V    |
| V <sub>IL</sub>         | Low-level input voltage         |                                                                                      |               |                       |     | 0.4             |      |
| I <sub>IH</sub>         | High-level input current        |                                                                                      |               | −25                   |     | 25              | μA   |
| I <sub>IL</sub>         | Low-level input current         |                                                                                      |               | −25                   |     | 25              |      |
| V <sub>OH</sub>         | High-level output voltage       | Load current = −5 mA                                                                 | MUXout pin    | V <sub>CC</sub> − 0.5 |     |                 | V    |
| V <sub>OL</sub>         | Low-level output voltage        | Load current = 5 mA                                                                  |               |                       |     | 0.5             |      |

## 7.6 Timing Requirements


3.0 V ≤ V<sub>CC</sub> ≤ 3.5 V, −40°C ≤ T<sub>A</sub> ≤ 85°C. Typical values are at V<sub>CC</sub> = 3.3 V, 25°C (unless otherwise noted)

|                                      |                         | MIN                                        | NOM | MAX | UNIT |
|--------------------------------------|-------------------------|--------------------------------------------|-----|-----|------|
| <b>SERIAL INTERFACE WRITE TIMING</b> |                         |                                            |     |     |      |
| f <sub>SCK</sub>                     | SCK frequency           | 1 / (t <sub>CWL</sub> + t <sub>CWH</sub> ) |     | 75  | MHz  |
| t <sub>CE</sub>                      | SCK to CSB low time     | 5                                          |     |     | ns   |
| t <sub>CS</sub>                      | SDI to SCK setup time   | 2                                          |     |     | ns   |
| t <sub>CH</sub>                      | SDI to SCK hold time    | 2                                          |     |     | ns   |
| t <sub>CWH</sub>                     | SCK pulse width high    | 5                                          |     |     | ns   |
| t <sub>CWL</sub>                     | SCK pulse width low     | 5                                          |     |     | ns   |
| t <sub>CES</sub>                     | CSB to SCK setup time   | 5                                          |     |     | ns   |
| t <sub>EWH</sub>                     | CSB pulse width high    | 2                                          |     |     | ns   |
| <b>SERIAL INTERFACE READ TIMING</b>  |                         |                                            |     |     |      |
| f <sub>SCK</sub>                     | SCK frequency           | 1 / (t <sub>CWL</sub> + t <sub>CWH</sub> ) |     | 50  | MHz  |
| t <sub>CE</sub>                      | SCK to CSB low time     | 10                                         |     |     | ns   |
| t <sub>CS</sub>                      | SDI to SCK setup time   | 10                                         |     |     | ns   |
| t <sub>CH</sub>                      | SDI to SCK hold time    | 10                                         |     |     | ns   |
| t <sub>CWH</sub>                     | SCK pulse width high    | 10                                         |     |     | ns   |
| t <sub>CWL</sub>                     | SCK pulse width low     | 10                                         |     |     | ns   |
| t <sub>CES</sub>                     | CSB to SCK setup time   | 10                                         |     |     | ns   |
| t <sub>EWH</sub>                     | CSB pulse width high    | 10                                         |     |     | ns   |
| <b>SYNC AND SYSREFREQ TIMING</b>     |                         |                                            |     |     |      |
| t <sub>CS</sub>                      | Pin to OSCin setup time | 2.5                                        |     |     | ns   |
| t <sub>CH</sub>                      | Pin to OSCin hold time  | 2                                          |     |     | ns   |

## 7.7 Timing Diagrams



✎ 1. Serial Interface Timing Diagram



✎ 2. Trigger Signals Timing Diagram

## 7.8 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ , unless otherwise noted




Figure 3. Open-Loop VCO Phase Noise at 3.4 GHz




Figure 4. Open-Loop VCO Phase Noise at 3.9 GHz




Figure 5. Open-Loop VCO Phase Noise at 4.4 GHz




Figure 6. Open-Loop VCO Phase Noise at 4.9 GHz




Figure 7. Open-Loop VCO Phase Noise at 5.4 GHz




Figure 8. Open-Loop VCO Phase Noise at 5.9 GHz

## Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ , unless otherwise noted




FIG 9. Wide Band Phase Noise at 3.4 GHz




FIG 10. Narrow Band Phase Noise at 3.4 GHz




FIG 11. Wide Band Phase Noise at 3.9 GHz




FIG 12. Narrow Band Phase Noise at 3.9 GHz




FIG 13. Wide Band Phase Noise at 4.4 GHz




FIG 14. Narrow Band Phase Noise at 4.4 GHz

## Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ , unless otherwise noted




FIG 15. Wide Band Phase Noise at 4.9 GHz




FIG 16. Narrow Band Phase Noise at 4.9 GHz




FIG 17. Wide Band Phase Noise at 5.4 GHz




FIG 18. Narrow Band Phase Noise at 5.4 GHz




FIG 19. Wide Band Phase Noise at 5.9 GHz










FIG 20. Narrow Band Phase Noise at 5.9 GHz

## Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ , unless otherwise noted



## Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ , unless otherwise noted




Figure 27. Automatic Ramping




Figure 28. Output Power vs Frequency




Figure 29. 4-Level GFSK Modulation




Figure 30. Discrete-Level FSK Modulation

## 8 Detailed Description

### 8.1 Overview

The LMX2572 is a low-power, high-performance, wideband frequency synthesizer with integrated VCO and output divider. The VCO operates from 3.2 to 6.4 GHz, and this can be combined with the output divider to produce any frequency in the range of 12.5 MHz to 6.4 GHz. Within the input path, there are two dividers and a multiplier for flexible frequency planning. The multiplier also allows reduction of spurs by moving the frequencies away from the integer boundary.

The PLL is a fractional-N PLL with a programmable delta-sigma modulator up to 4<sup>th</sup> order. The fractional denominator is a programmable 32-bit long that can supply fine frequency steps easily below the 1-Hz resolution. The denominator can also be used to do exact fractions like 1/3, 7/1000, and many others.

For applications where deterministic or adjustable phase is desired, the SYNC pin can be used to get the phase relationship between the OSCin and RFout pins deterministic. Once this is done, the phase can be adjusted in very fine steps of the VCO period divided by the fractional denominator.

The ultra-fast VCO calibration is ideal for applications where the frequency must be swept or abruptly changed. The frequency can be manually programmed, or the device can be set up to do ramps and chirps.


The JESD204B support includes using the RFoutB output to create a differential SYSREF output that can be either a single pulse, series of pulse, or a continuous stream of pulses. These pulses are synchronous with the RFoutA signal with an adjustable delay.

The FSK generator can support FSK generation in discrete 2-, 4-, or 8-level FSK, or it can any arbitrary level FSK making it ideal to support pulse-shaped FSK modulation such as GFSK.

The LMX2572 device requires only a single 3.3-V power supply and uses very low current. The internal power supplies are provided by integrated LDOs, eliminating the need for high performance external LDOs.

Digital logic interface is compatible with 1.8-V input. The user can program the device through the serial interface. The device can be powered down through register programming or by toggling the Chip Enable (CE) pin.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Reference Oscillator Input

The OSCin pins are used as a frequency reference input to the device. The input is high impedance and requires AC-coupling capacitors at the pin. The OSCin pins can be driven single-ended with a CMOS clock, XO, or single-ended differential clock. Differential clock input is also supported, which makes the device easier to interface with high-performance system clock devices such as TI's LMK series clock devices. As the OSCin signal is used as a clock for the VCO calibration, a proper reference signal must be applied at the OSCin pin at the time of programming FCAL\_EN.

## Feature Description (continued)

### 8.3.2 Reference Path

The reference path consists of an OSCin doubler (OSC\_2X), Pre-R divider (PLL\_R\_PRE), Multiplier (MULT), and a Post-R divider (PLL\_R).




图 31. Reference Path

The Doubler allows one to double the input reference frequency up to 250 MHz. The Doubler adds minimal noise and is useful for raising the phase detector frequency for better phase noise. The Doubler can also be used to avoid spurs. The Doubler uses both the rising and falling edges of the input signal, so the input signal must have 50% duty cycle if the Doubler is enabled. Note that the Multiplier cannot be used if the Doubler is engaged.

The Pre-R divider can help reduce input frequency so that the Multiplier can be used and the maximum 200-MHz input frequency limitation of the Post-R divider can be met.

The Multiplier multiplies the frequency up under the allowable multiplications of 3, 4, 5, 6, and 7. In combination with the Pre-R and Post-R dividers, the Multiplier offers the flexibility to shift the phase detector frequency away from frequencies that may create integer boundary spurs with the VCO and the output frequencies. Be aware that unlike the Doubler, the Multiplier degrades the PLL figure of merit. This degradation would only matter, however, for a very clean reference oscillator input and if the loop bandwidth was wide. The user should not use the Doubler while using the Multiplier. The Multiplier is bypassed if its value is set to 1.

The Post-R divider can be used to further divide down the frequency to the phase detector frequency. When it is used (PLL\_R > 1), the input frequency to this divider is limited to 200 MHz.

Use 式 1 to calculate the phase detector frequency,  $f_{PD}$ .

$$f_{PD} = f_{OSCin} \times OSC\_2X \times MULT / (PLL\_R\_PRE \times PLL\_R) \quad (1)$$

表 1 summarizes the usage boundaries of these functional blocks in the reference path.

表 1. Reference Path Boundaries

| PARAMETER      | VALUE                             | INPUT<br>FREQUENCY<br>(MHz) |     | OUTPUT<br>FREQUENCY<br>(MHz) |     | NOTES                                                              |
|----------------|-----------------------------------|-----------------------------|-----|------------------------------|-----|--------------------------------------------------------------------|
|                |                                   | MIN                         | MAX | MIN                          | MAX |                                                                    |
| OSCin          | N/A                               | 5                           | 250 |                              |     |                                                                    |
| Doubler        | 0 (Bypassed), 1 (x2)              | 5                           | 125 | 10                           | 250 | When OSC_2X = 1, Multiplier cannot be used at the same time.       |
| Pre-R divider  | 1 (Bypassed), 2, 3, ..., 254, 255 | 5                           | 200 | 0.25                         | 200 | Keep it equals 1 unless when necessary.                            |
| Multiplier     | 1 (Bypassed), 3, 4, 5, 6, 7       | 10                          | 40  | 60                           | 150 | When the output frequency is greater than 100MHz, set MULT_HI = 1. |
| Post-R divider | 1 (Bypass), 2, 3, ..., 254, 255   | 5                           | 200 | 0.25                         | 200 |                                                                    |

### 8.3.3 PLL Phase Detector and Charge Pump

The phase detector compares the outputs of the Post-R divider and N divider and generates a correction current corresponding to the phase error until the two signals are aligned in phase. This charge-pump current is software programmable to many different levels, allowing modification of the closed-loop bandwidth of the PLL.

表 2. Charge Pump Gain

| CGP  | 0         | 1   | 2    | 3    | 4 or 8 | 5 or 9 | 6 or 10 | 7 or 11 | 12   | 13   | 14   | 15   | UNIT |
|------|-----------|-----|------|------|--------|--------|---------|---------|------|------|------|------|------|
| Gain | Tri-state | 625 | 1250 | 1875 | 2500   | 3125   | 3750    | 4375    | 5000 | 5625 | 6250 | 6875 | μA   |

### 8.3.4 PLL N Divider and Fractional Circuitry

The N divider includes fractional compensation and can achieve any fractional denominator (PLL\_DEN) from 1 to  $(2^{32} - 1)$ . The integer portion of N (PLL\_N) is the whole part of the N divider value, and the fractional portion,  $N_{\text{frac}} = \text{PLL\_NUM} / \text{PLL\_DEN}$ , is the remaining fraction. PLL\_N, PLL\_NUM and PLL\_DEN are software programmable. The higher the denominator, the finer the resolution step of the output. For example, even when using  $f_{\text{PD}} = 200$  MHz, the output can increment in steps of  $200 \text{ MHz} / (2^{32} - 1) = 0.0466 \text{ Hz}$ . 式 2 shows the relationship between the phase detector and VCO frequencies. Note that in SYNC mode, there is an extra divider that is not shown in 式 2.

$$f_{\text{VCO}} = f_{\text{PD}} \times [\text{PLL\_N} + (\text{PLL\_NUM} / \text{PLL\_DEN})] \quad (2)$$

The multi-stage noise-shaping (MASH) sigma-delta modulator that controls the fractional division is also programmable from integer mode to fourth order. All of these settings work for integer channel where PLL\_NUM = 0. To make the fractional spurs consistent, the modulator is reset any time that the R0 register is programmed.

The N divider has minimum value restrictions based on the modulator order. Furthermore, the PFD\_DLY\_SEL bit must be programmed in accordance to 表 3.

**表 3. Minimum N Divider Restrictions**

| VCO<br>FREQUENCY<br>(GHz)          | MASH ORDER |             |             |             |              |             |             |             |              |             |
|------------------------------------|------------|-------------|-------------|-------------|--------------|-------------|-------------|-------------|--------------|-------------|
|                                    | INTEGER    |             | FIRST ORDER |             | SECOND ORDER |             | THIRD ORDER |             | FOURTH ORDER |             |
|                                    | N          | PFD_DLY_SEL | N           | PFD_DLY_SEL | N            | PFD_DLY_SEL | N           | PFD_DLY_SEL | N            | PFD_DLY_SEL |
| $f_{\text{VCO}} < 4$               | 20         | 0           | 25          | 1           | 26           | 1           | 32          | 2           | 44           | 4           |
| $4 \leq f_{\text{VCO}} < 4.9$      | 24         | 1           | 29          | 2           | 30           | 2           | 32          | 2           | 44           | 4           |
| $4.9 \leq f_{\text{VCO}} \leq 6.4$ | 24         | 1           | 29          | 2           | 30           | 2           | 36          | 3           | 48           | 5           |


### 8.3.5 Voltage-Controlled Oscillator

The LMX2572 includes a fully integrated VCO. The VCO generates a frequency which varies with the tuning voltage from the loop filter. The entire VCO frequency range, 3.2 to 6.4 GHz, covers an octave that allows the channel divider to take care of frequencies below the lower bound.

To reduce the VCO tuning gain, thus improving the VCO phase noise performance, the VCO frequency range is divided into 6 different frequency bands. This creates the need for frequency calibration to determine the correct frequency band given in a desired output frequency. The VCO is also calibrated for amplitude to optimize phase noise. These calibration routines are activated any time that the R0 register is programmed with the FCAL\_EN bit equals one. It is important that a valid OSCin signal must present before VCO calibration begins. This device will support a full sweep of the valid temperature range of 125°C (–40°C to 85°C) without having to re-calibrate the VCO. This is important for continuous operation of the synthesizer under the most extreme temperature variation.

### 8.3.6 Channel Divider

To go below the VCO lower bound of 3.2 GHz, the channel divider can be used. The channel divider consists of several segments, and the total division value is equal to the multiplication of them. Therefore, not all values are valid.



**图 32. Channel Divider**

The channel divider is automatically powered up whenever the MUXs have selected divided down output or SYSREF output, regardless of whether the RF output buffers are turned on or not. When an output is not used, TI recommends selecting the VCO output (OUTx\_MUX = 1) to ensure that the channel divider is not unnecessarily powered up.

表 4. Channel Divider

| OUTA_MUX                  | OUTB_MUX                                      | CHANNEL DIVIDER |
|---------------------------|-----------------------------------------------|-----------------|
| 0: Channel divider output | Don't care                                    | Powered up      |
| Don't care                | 0: Channel divider output<br>2: SYSREF output |                 |
| All other cases           |                                               | Powered down    |

### 8.3.7 Output Buffer

The output buffers are differential push-pull type buffers, thus no external pullup to  $V_{CC}$  is required. The output impedance of the buffer is very small, and as such, the buffer can be AC-coupled to drive a 50- $\Omega$  load. Output power of the buffer can be programmed to various levels. The buffer can be disabled while still keeping the PLL in lock. Buffer A supports direct VCO output or divided down output. Buffer B supports direct VCO output, divided down output or SYSREF output.

### 8.3.8 Lock Detect

The MUXout pin can be configured to output a signal that gives an indication for the PLL being locked. If the MUXout pin is configured as a lock detect output (MUXOUT\_LD\_SEL = 1), the MUXout pin output is a logic HIGH voltage when the device is locked. When the device is unlocked, the MUXout pin output is a logic LOW voltage.

There are options to select the definition of PLL being locked. If LD\_TYPE = 0, lock detect asserts a HIGH output after the VCO has finished calibration and the LD\_DLY timeout counter is finished. If LD\_TYPE = 1, in addition to the VCO calibration and counter check, lock detect will assert a HIGH output if the VCO tuning voltage is also within an acceptable limits.

### 8.3.9 Register Readback

The MUXout pin can also be configured to read back useful information from the device. Common uses for readback are:

- Read back registers to ensure that they have been programmed to the correct value. LMX2572 allows any of its registers to be read back.
- Read back the lock detect status to determine if the PLL is in lock.
- Read back VCO calibration information so that it can be used to improve the lock time.

### 8.3.10 Powerdown

The LMX2572 can be powered up and down using the CE pin or the POWERDOWN bit. All registers are preserved in memory while the device is powered down.

The wake-up time for the device to come out of the powered state is adjustable. See [Power-Up, Wake-Up Time](#) for details.

### 8.3.11 Phase Synchronization

The SYNC pin allows the user to synchronize the LMX2572 such that the delay from the rising edge of the OSCin signal to the RF output signal is deterministic. Phase synchronization is especially useful if there are multiple LMX2572 devices in a system and it is desirable to have all the RF outputs aligned in phase.




图 33. Phase Synchronization

Initially, the devices are locked to the input but are not synchronized. The user sends a synchronization pulse that is re-clocked to the next rising edge of the OSCin pulse. After a given time,  $t_1$ , the devices are synchronized. This time is dominated by the sum of the VCO calibration time, the analog settling time of the PLL loop, and the MASH\_RST\_COUNT, if used in fractional mode. After synchronization, both devices will have a deterministic delay of  $t_2$ , related to OSCin.

### 8.3.12 Phase Adjustment

The LMX2572 can use the sigma-delta modulator to adjust the output signal phase with respect to the input reference. The phase shift every time you write the value of MASH\_SEED is 式 3:

$$\text{Phase shift in degree} = 360^\circ \times (\text{MASH\_SEED} / \text{PLL\_DEN}) \times (P / \text{CHDIV})$$

where

- $P = 2$  when VCO\_PHASE\_SYNC\_EN = 1, else  $P = 1$  (3)

For example, if

- MASH\_SEED = 800
- PLL\_DEN = 1000
- CHDIV = 32
- VCO\_PHASE\_SYNC\_EN = 0

Phase shift =  $360^\circ \times (800 / 1000) \times (1 / 32) = 9^\circ$ . If we write 800 to MASH\_SEED 40 times, then we will shift the phase by  $360^\circ$ .

There are a couple of restrictions when using phase adjustment:

- Phase adjustment does not work with MASH\_ORDER equals 0 (Integer mode) or 1 (First order).
- Phase adjustment is possible with integer channels (PLL\_NUM = 0) as long as MASH\_ORDER is greater than 1.
- PLL\_DEN must be greater than PLL\_NUM + MASH\_SEED.

### 8.3.13 Ramping Function

The LMX2572 supports the ability to make frequency ramping waveforms using manual mode or automatic mode.

In manual ramping mode, the user defines a step and uses the RampClk and RampDir pins to create the ramp. The output frequency jumps from one frequency to another frequency on each ramp.

In automatic ramping mode, the user sets up the ramp with up to two linear segments in advance and the device automatically creates this ramp. The output waveform is a continuous frequency sweep between the start and end frequencies. If the frequency ramping range is small (approximately 10 MHz), no VCO calibration break is necessary in the middle of the ramp.

When using ramp, the following must be set accordingly:

- Phase detector frequency must be between  $f_{\text{OSCin}} / 2^{\text{CAL\_CLK\_DIV}}$  and 125 MHz.
- OUT\_FORCE = 1 to force the RF outputs not to be automatically muted during VCO calibration.
- LD\_DLY = 0 to avoid interfering with VCO calibration.
- PLL\_DEN =  $2^{32} - 1$ . The actual denominator value being used in ramping mode is  $2^{24}$ .





图 34. Ramping Modes

### 8.3.14 SYSREF


RFoutB of LMX2572 can be used to generate or duplicate SYSREF signal. The output of RFoutB can be a single pulse, series of pulse, or a continuous stream of pulses. These pulses are synchronous with the RFoutA signal with an adjustable delay. To use the SYSREF capability, the PLL must be in SYNC mode with VCO\_PHASE\_SYNC\_EN = 1. SYSREF output is triggered when there is a 0 → 1 transition at the SysRefReq pin. In SYSREF Pulsed mode, a maximum of 15 consecutive pulses can be generated at a time.



### 8.3.15 FSK Modulation

Direct digital FSK modulation is supported in LMX2572. FSK modulation is achieved by changing the output frequency by changing the N divider value. The LMX2572 supports two different types of FSK operation.

1. FSK SPI mode. This mode supports discrete 2-, 4- and 8-level FSK modulation. There are eight dedicated registers used to pre-store the desired FSK frequency deviations. Program FSK\_SPI\_DEV\_SEL to select one of the FSK deviations at a time.
2. FSK SPI FAST mode. In this mode, instead of selecting one of the pre-stored FSK deviations, change the FSK deviation directly by writing to FSK\_SPI\_FAST\_DEV. As a result, this mode supports arbitrary-level FSK, which is useful to construct pulse-shaping or analog-FM modulation.



## 8.4 Device Functional Modes

表 5 lists the device functional modes of the LMX2572.

**表 5. Device Functional Modes**

| MODE                  | DESCRIPTION                                                                         |
|-----------------------|-------------------------------------------------------------------------------------|
| Normal operation mode | The device is used as a high frequency signal source without any addition features. |
| FSK mode              | Generates discrete-level FSK or arbitrary-level pulse-shaped FSK modulation.        |
| SYNC mode             | This mode is used to ensure deterministic phase between OSCin and RFout.            |
| SYSREF mode           | The device is used as a JESD204B SYSREF clock generator or repeater.                |
| Ramping mode          | Automatic frequency sweeping without the need of continuous SPI programming.        |

## 8.5 Programming

The LMX2572 is programmed using several 24-bit shift registers. The shift register consists of a data field, an address field, and a R/W bit. The MSB is the R/W bit. 0 means register write while 1 means register read. The following seven bits, ADDR[6:0], form the address field which is used to decode the internal register address. The remaining 16 bits form the data field DATA[15:0]. Serial data is shifted MSB first into the shift register. See [Figure 1](#) for timing diagram details.

To write registers:

- The R/W bit must be set to 0.
- The data on SDI pin is clocked into the shift register upon the rising edge of the clocks on SCK pin. On the rising edge of the 24<sup>th</sup> clock cycle, the data is transferred from the data field into the selected register bank.
- The CSB pin may be held high after programming, which causes the LMX2572 to ignore clock pulses.
- If the SCK and SDI lines are toggled while the VCO is in lock, as is sometimes the case when these lines are shared between devices, the phase noise may be degraded during the time of this programming.

To read back registers:

- The R/W bit must be set to 1.
- The data field contents on the SDI line are ignored.
- The read back data on MUXout pin is clocked out starting from the falling edge of the 8<sup>th</sup> clock cycle.

### 8.5.1 Recommended Initial Power-On Programming

#### 8.5.1.1 Programming Sequence

When the device is first powered up, it must be initialized, and the ordering of this programming is important. The sequence is listed below. After this sequence is completed, the device should be running and locked to the proper frequency.

1. Apply power to the device and ensure all the supply pins are at the proper levels.
2. If CE is low, pull it high.
3. Wait 500  $\mu$ s for the internal LDOs to become stable.
4. Ensure that a valid reference clock is applied to the OSCin pins.
5. Program register R0 with RESET = 1. This will ensure all the registers are reset to their default values. This bit is self-clearing.
6. Program in sequence registers R125, R124, R123, ..., R1 and then R0.

#### 8.5.1.2 Programming Register

There are altogether 126 programmable registers. However, not every register is required to be programmed at initial power-on.

For example, most of the registers have fixed field value which is also equal to their silicon default value. After programming R0 with RESET = 1, these register fields have returned to their silicon default values. As such, it is not necessary to program these registers again. Similarly, for those registers having configurable fields, if the desired field values are equal to the silicon default values, again it is not necessary to program these registers again after programming R0 with RESET = 1.

In [Table 6](#), *Depends* means it is up to the user's decision of whether programming the register or not based upon the application need.

**表 6. Suggested Register Programming**

| REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM |
|----------|---------|----------|---------|----------|---------|----------|---------|----------|---------|----------|---------|
| 0        | Yes     | 21       | No      | 42       | Yes     | 63       | No      | 84       | Depends | 105      | Depends |
| 1        | Depends | 22       | No      | 43       | Yes     | 64       | No      | 85       | Depends | 106      | Depends |
| 2        | No      | 23       | No      | 44       | Depends | 65       | No      | 86       | Depends | 107      | No      |
| 3        | No      | 24       | No      | 45       | Depends | 66       | No      | 87       | No      | 108      | No      |
| 4        | No      | 25       | No      | 46       | Depends | 67       | No      | 88       | No      | 109      | No      |
| 5        | Depends | 26       | No      | 47       | No      | 68       | No      | 89       | No      | 110      | No      |
| 6        | Depends | 27       | No      | 48       | No      | 69       | Depends | 90       | No      | 111      | No      |

## Programming (continued)

**表 6. Suggested Register Programming (continued)**

| REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM | REGISTER | PROGRAM |
|----------|---------|----------|---------|----------|---------|----------|---------|----------|---------|----------|---------|
| 7        | Depends | 28       | No      | 49       | No      | 70       | Depends | 91       | No      | 112      | No      |
| 8        | Depends | 29       | Yes     | 50       | No      | 71       | Yes     | 92       | No      | 113      | No      |
| 9        | Depends | 30       | Yes     | 51       | No      | 72       | Depends | 93       | No      | 114      | Depends |
| 10       | Depends | 31       | No      | 52       | Yes     | 73       | Depends | 94       | No      | 115      | Depends |
| 11       | Depends | 32       | No      | 53       | No      | 74       | Depends | 95       | No      | 116      | Depends |
| 12       | Depends | 33       | No      | 54       | No      | 75       | Depends | 96       | Depends | 117      | Depends |
| 13       | No      | 34       | Depends | 55       | No      | 76       | No      | 97       | Depends | 118      | Depends |
| 14       | Depends | 35       | No      | 56       | No      | 77       | No      | 98       | Depends | 119      | Depends |
| 15       | No      | 36       | Yes     | 57       | Yes     | 78       | Yes     | 99       | Depends | 120      | Depends |
| 16       | Depends | 37       | Yes     | 58       | Depends | 79       | Depends | 100      | Depends | 121      | Depends |
| 17       | Depends | 38       | Yes     | 59       | Depends | 80       | Depends | 101      | Depends | 122      | Depends |
| 18       | No      | 39       | Yes     | 60       | Depends | 81       | Depends | 102      | Depends | 123      | Depends |
| 19       | Depends | 40       | Depends | 61       | No      | 82       | Depends | 103      | Depends | 124      | Depends |
| 20       | Depends | 41       | Depends | 62       | Depends | 83       | Depends | 104      | Depends | 125      | No      |

### 8.5.2 Recommended Sequence for Changing Frequencies

The recommended sequence for changing frequencies in different scenarios is as follows:

1. If the N divider is changing, program the relevant registers and then program R0 with FCAL\_EN = 1.
2. In FSK and Ramp mode, the fractional numerator is changing; program the relevant registers only.

### 8.5.3 Double Buffering

Some register fields support double buffering. That is, the change to these fields would not be effective immediately. To latch the new values into the device requires programming R0 again with FCAL\_EN = 1. The following register fields support double buffering, see 表 70 for details.

- MASH order (MASH\_ORDER)
- Fractional numerator (PLL\_NUM)
- N divider (PLL\_N)
- Doubler (OSC\_2X); Pre-R divider (PLL\_R\_PRE); Multiplier (MULT); Post-R divider (PLL\_R)

For example,


1. Program PLL\_R and PLL\_N to new values. If double buffering for these fields is enabled, the PLL will remain unchanged.
2. Program R0 with FCAL\_EN = 1. The PLL will calibrate and lock using the new PLL\_R and PLL\_N values.

### 8.5.4 Block Programming

In a register write sequence, instead of sending 24 bits (one W/R bit, seven address bits, and 16 data bits) of payload for each register (with Block Programming), only the first register write requires the W/R bit and the address bits. The succeeding registers require sending only the 16-bit of data. However, the succeeding registers must be in descending order. For example, if the first register is R20, then all 24 bits of payload must be sent for R20. The next register must be R19, but only the 16-bit data is required. The programming sequence is as follows:

1. Pull CSB pin LOW.
2. Write 0x14aaaa for R20.
3. Write 0xbbbb for R19, followed by 0xcccc for R18, and so on.
4. After the last register write is completed, pull CSB pin HIGH to finish Block Programming.

Since there is no CSB pulse between each register, the 16-bit of data field of each register can be sent immediately after the previous one.



**图 37. Block Programming Timing Example**

Block Programming applies to both register write and read.

## 8.6 Register Maps

| REG. | DATA[15:0] |                    |         |            |                   |               |          |                   |             |               |   |   |         |               |       |            | POR     |
|------|------------|--------------------|---------|------------|-------------------|---------------|----------|-------------------|-------------|---------------|---|---|---------|---------------|-------|------------|---------|
|      | 15         | 14                 | 13      | 12         | 11                | 10            | 9        | 8                 | 7           | 6             | 5 | 4 | 3       | 2             | 1     | 0          |         |
| R0   | RAMP_EN    | VCO_PHASE_SYNC_EN  | 1       | 0          | ADD_HOLD          | 0             | OUT_MUTE | FCAL_HPFD_ADJ     |             | FCAL_LFPD_ADJ |   | 1 | FCAL_EN | MUXOUT_LD_SEL | RESET | POWER_DOWN | 00221Ch |
| R1   | 0          | 0                  | 0       | 0          | 1                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 1       | CAL_CLK_DIV   |       |            | 010808h |
| R2   | 0          | 0                  | 0       | 0          | 0                 | 1             | 0        | 1                 | 0           | 0             | 0 | 0 | 0       | 0             | 0     | 0          | 020500h |
| R3   | 0          | 0                  | 0       | 0          | 0                 | 1             | 1        | 1                 | 1           | 0             | 0 | 0 | 0       | 0             | 1     | 0          | 030782h |
| R4   | 0          | 0                  | 0       | 0          | 1                 | 0             | 1        | 0                 | 0           | 1             | 0 | 0 | 0       | 0             | 1     | 1          | 040A43h |
| R5   | 0          | 0                  | 1       | IPBUF_TYPE | IPBUF_TERM        | 0             | 0        | 0                 | 1           | 1             | 0 | 0 | 1       | 0             | 0     | 0          | 0530C8h |
| R6   | LDO_DLY    |                    |         |            |                   | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 1     | 0          | 06C802h |
| R7   | 0          | OUT_FORCE          | 0       | 0          | 0                 | 0             | 0        | 0                 | 1           | 0             | 1 | 1 | 0       | 0             | 1     | 0          | 0700B2h |
| R8   | 0          | VCO_DACISSET_FORCE | 1       | 0          | VCO_CAPCTRL_FORCE | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 0     | 0          | 082000h |
| R9   | 0          | MULT_HI            | 0       | OSC_2X     | 0                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 1             | 0     | 0          | 090004h |
| R10  | 0          | 0                  | 0       | 1          | MULT              |               |          |                   |             | 1             | 1 | 1 | 1       | 0             | 0     | 0          | 0A10F8h |
| R11  | 1          | 0                  | 1       | 1          | PLL_R             |               |          |                   |             |               |   |   | 1       | 0             | 0     | 0          | 0BB018h |
| R12  | 0          | 1                  | 0       | 1          | PLL_R_PRE         |               |          |                   |             |               |   |   |         |               |       |            | 0C5001h |
| R13  | 0          | 1                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 0     | 0          | 0D4000h |
| R14  | 0          | 0                  | 0       | 1          | 1                 | 0             | 0        | 0                 | 0           | CPG           |   |   |         | 0             | 0     | 0          | 0E1840h |
| R15  | 0          | 0                  | 0       | 0          | 0                 | 1             | 1        | 0                 | 0           | 0             | 0 | 0 | 1       | 1             | 1     | 0          | 0F060Eh |
| R16  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | VCO_DACISSET      |             |               |   |   |         |               |       |            | 100080h |
| R17  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | VCO_DACISSET_STRT |             |               |   |   |         |               |       |            | 110096h |
| R18  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 1             | 1 | 0 | 0       | 1             | 0     | 0          | 120064h |
| R19  | 0          | 0                  | 1       | 0          | 0                 | 1             | 1        | 1                 | VCO_CAPCTRL |               |   |   |         |               |       |            | 1327B7h |
| R20  | 0          | 1                  | VCO_SEL |            |                   | VCO_SEL_FORCE | 0        | 0                 | 0           | 1             | 0 | 0 | 1       | 0             | 0     | 0          | 143048h |
| R21  | 0          | 0                  | 0       | 0          | 0                 | 1             | 0        | 0                 | 0           | 0             | 0 | 0 | 1       | 0             | 0     | 1          | 150409h |
| R22  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 0     | 1          | 160001h |
| R23  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 1             | 1 | 1 | 1       | 1             | 0     | 0          | 17007Ch |
| R24  | 0          | 0                  | 0       | 0          | 0                 | 1             | 1        | 1                 | 0           | 0             | 0 | 1 | 1       | 0             | 1     | 0          | 18071Ah |
| R25  | 0          | 0                  | 0       | 0          | 0                 | 1             | 1        | 0                 | 0           | 0             | 1 | 0 | 0       | 1             | 0     | 0          | 190624h |
| R26  | 0          | 0                  | 0       | 0          | 1                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 1       | 0             | 0     | 0          | 1A0808h |
| R27  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 1     | 0          | 1B0002h |
| R28  | 0          | 0                  | 0       | 0          | 0                 | 1             | 0        | 0                 | 1           | 0             | 0 | 0 | 1       | 0             | 0     | 0          | 1C0488h |
| R29  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 0     | 0          | 1D18C6h |
| R30  | 0          | 0                  | 0       | 1          | 1                 | 0             | 0        | 0                 | 1           | 0             | 1 | 0 | 0       | 1             | 1     | 0          | 1E18C6h |
| R31  | 1          | 1                  | 0       | 0          | 0                 | 0             | 1        | 1                 | 1           | 1             | 1 | 0 | 0       | 1             | 1     | 0          | 1FC3E6h |
| R32  | 0          | 0                  | 0       | 0          | 0                 | 1             | 0        | 1                 | 1           | 0             | 1 | 1 | 1       | 1             | 1     | 1          | 2005BFh |
| R33  | 0          | 0                  | 0       | 1          | 1                 | 1             | 1        | 0                 | 0           | 0             | 0 | 0 | 0       | 0             | 0     | 1          | 211E01h |
| R34  | 0          | 0                  | 0       | 0          | 0                 | 0             | 0        | 0                 | 0           | 0             | 0 | 1 | 0       | PLL_N[18:16]  |       |            | 220010h |

**Register Maps (continued)**

| REG. | DATA[15:0]            |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | POR     |
|------|-----------------------|-------------|-------------|-------------|-------------|-------------|---|---|---------|---------|--------------|---|---|------------|----------|---------|---------|
|      | 15                    | 14          | 13          | 12          | 11          | 10          | 9 | 8 | 7       | 6       | 5            | 4 | 3 | 2          | 1        | 0       |         |
| R35  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 1          | 0        | 0       | 230004h |
| R36  | PLL_N                 |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 240028h |
| R37  | MASH_SEED_EN          | 0           | PFD_DLY_SEL |             |             |             |   |   | 0       | 0       | 0            | 0 | 0 | 1          | 0        | 1       | 250205h |
| R38  | PLL_DEN[31:16]        |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 26FFFFh |
| R39  | PLL_DEN[15:0]         |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 27FFFFh |
| R40  | MASH_SEED[31:16]      |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 280000h |
| R41  | MASH_SEED[15:0]       |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 290000h |
| R42  | PLL_NUM[31:16]        |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 2A0000h |
| R43  | PLL_NUM[15:0]         |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 2B0000h |
| R44  | 0                     | 0           | OUTA_PWR    |             |             |             |   |   | OUTB_PD | OUTA_PD | MASH_RESET_N | 0 | 0 | MASH_ORDER |          |         | 2C22A2h |
| R45  | 1                     | 1           | 0           | OUTA_MUX    |             | 1           | 1 | 0 | 0       | 0       | OUTB_PWR     |   |   |            |          |         | 2DC622h |
| R46  | 0                     | 0           | 0           | 0           | 0           | 1           | 1 | 1 | 1       | 1       | 1            | 1 | 0 | 0          | OUTB_MUX |         | 2E07F0h |
| R47  | 0                     | 0           | 0           | 0           | 0           | 0           | 1 | 1 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 2F0300h |
| R48  | 0                     | 0           | 0           | 0           | 0           | 0           | 1 | 1 | 1       | 1       | 1            | 0 | 0 | 0          | 0        | 0       | 3003E0h |
| R49  | 0                     | 1           | 0           | 0           | 0           | 0           | 0 | 1 | 1       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 314180h |
| R50  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 1       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 320080h |
| R51  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 1       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 330080h |
| R52  | 0                     | 0           | 0           | 0           | 0           | 1           | 0 | 0 | 0       | 0       | 1            | 0 | 0 | 0          | 0        | 1       | 340420h |
| R53  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 350000h |
| R54  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 360000h |
| R55  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 370000h |
| R56  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 380000h |
| R57  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 1            | 0 | 0 | 0          | 0        | 0       | 390000h |
| R58  | INPIN_IGNORE          | INPIN_HYST  | INPIN_LVL   |             | INPIN_FMT   |             |   | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 1       | 3A8001h |
| R59  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | LD_TYPE | 3B0001h |
| R60  | LD_DLY                |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 3C03E8h |
| R61  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 1       | 0       | 1            | 0 | 1 | 0          | 0        | 0       | 3D00A8h |
| R62  | DBLBUF_EN_5           | DBLBUF_EN_4 | DBLBUF_EN_3 | DBLBUF_EN_2 | DBLBUF_EN_1 | DBLBUF_EN_0 | 0 | 0 | 1       | 0       | 1            | 0 | 1 | 1          | 1        | 1       | 3E00AFh |
| R63  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 3F0000h |
| R64  | 0                     | 0           | 0           | 1           | 0           | 0           | 1 | 1 | 1       | 0       | 0            | 0 | 1 | 0          | 0        | 0       | 401388h |
| R65  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 410000h |
| R66  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 1 | 1       | 1       | 1            | 1 | 0 | 1          | 0        | 0       | 4201F4h |
| R67  | 0                     | 0           | 0           | 0           | 0           | 0           | 0 | 0 | 0       | 0       | 0            | 0 | 0 | 0          | 0        | 0       | 430000h |
| R68  | 0                     | 0           | 0           | 0           | 0           | 0           | 1 | 1 | 1       | 1       | 1            | 0 | 1 | 0          | 0        | 0       | 4403E8h |
| R69  | MASH_RST_COUNT[31:16] |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 450000h |
| R70  | MASH_RST_COUNT[15:0]  |             |             |             |             |             |   |   |         |         |              |   |   |            |          |         | 46C350h |

## Register Maps (continued)

| REG. | DATA[15:0]             |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | POR     |         |
|------|------------------------|------------------|------------------|----|-----------------|------------|-------------|------------------|----------------|------------|----------------|--------------|-----------|---------------|-----------------|---------------------|---------|---------|
|      | 15                     | 14               | 13               | 12 | 11              | 10         | 9           | 8                | 7              | 6          | 5              | 4            | 3         | 2             | 1               | 0                   |         |         |
| R71  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | SYSREF_DIV_PRE |            |                | SYSREF_PULSE | SYSREF_EN | SYSREF_REPEAT | 0               | 1                   | 470080h |         |
| R72  | 0                      | 0                | 0                | 0  | 0               | SYSREF_DIV |             |                  |                |            |                |              |           |               |                 |                     |         | 480001h |
| R73  | 0                      | 0                | 0                | 0  | JESD_DAC2_CTRL  |            |             |                  |                |            | JESD_DAC1_CTRL |              |           |               |                 |                     | 49003Fh |         |
| R74  | SYSREF_PULSE_CNT       |                  |                  |    | JESD_DAC4_CTRL  |            |             |                  |                |            | JESD_DAC3_CTRL |              |           |               |                 |                     | 4A0000h |         |
| R75  | 0                      | 0                | 0                | 0  | 1               | CHDIV      |             |                  |                | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 4B0800h |         |
| R76  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 1         | 1             | 0               | 0                   | 4C000Ch |         |
| R77  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 4D0000h |         |
| R78  | 0                      | 0                | 0                | 0  | RAMP_THRESH[32] | 0          | QUICK_RECEN | VCO_CAPCTRL_STRT |                |            |                |              |           |               |                 | 1                   | 4E0064h |         |
| R79  | RAMP_THRESH[31:16]     |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 4F0000h |         |
| R80  | RAMP_THRESH[15:0]      |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 500000h |         |
| R81  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | RAMP_LIMIT_HIGH[32] | 510000h |         |
| R82  | RAMP_LIMIT_HIGH[31:16] |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 520000h |         |
| R83  | RAMP_LIMIT_HIGH[15:0]  |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 530000h |         |
| R84  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | RAMP_LIMIT_LOW[32]  | 540000h |         |
| R85  | RAMP_LIMIT_LOW[31:16]  |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 550000h |         |
| R86  | RAMP_LIMIT_LOW[15:0]   |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 560000h |         |
| R87  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 570000h |         |
| R88  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 580000h |         |
| R89  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 590000h |         |
| R90  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 5A0000h |         |
| R91  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 5B0000h |         |
| R92  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 5C0000h |         |
| R93  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 5D0000h |         |
| R94  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 5E0000h |         |
| R95  | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | 0          | 0              | 0            | 0         | 0             | 0               | 0                   | 5F0000h |         |
| R96  | RAMP_BURST_EN          | RAMP_BURST_COUNT |                  |    |                 |            |             |                  |                |            |                |              |           |               | 0               | 0                   | 600000h |         |
| R97  | RAMP0_RST              | 0                | 0                | 0  | 0               | RAMP_TRIGB |             |                  |                | RAMP_TRIGA |                |              |           | 0             | RAMP_BURST_TRIG |                     | 610000h |         |
| R98  | RAMP0_INC[29:16]       |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               | 0               | RAMP0_DLY           | 620000h |         |
| R99  | RAMP0_INC[15:0]        |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 630000h |         |
| R100 | RAMP0_LEN              |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 640000h |         |
| R101 | 0                      | 0                | 0                | 0  | 0               | 0          | 0           | 0                | 0              | RAMP1_DLY  | RAMP1_RST      | RAMP0_NEXT   | 0         | 0             | RAMP0_NEXT_TRIG |                     | 650000h |         |
| R102 | 0                      | 0                | RAMP1_INC[29:16] |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 660000h |         |
| R103 | RAMP1_INC[15:0]        |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 670000h |         |
| R104 | RAMP1_LEN              |                  |                  |    |                 |            |             |                  |                |            |                |              |           |               |                 |                     | 680000h |         |

**Register Maps (continued)**

| REG. | DATA[15:0]       |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | POR     |         |
|------|------------------|----|----|----|----|-------------|---|-----------------|----------------|---------------|---|-----------------|------------|------------------|--------------|-----------------|---------|---------|
|      | 15               | 14 | 13 | 12 | 11 | 10          | 9 | 8               | 7              | 6             | 5 | 4               | 3          | 2                | 1            | 0               |         |         |
| R105 | RAMP_DLY_CNT     |    |    |    |    |             |   |                 |                |               |   | RAMP_MANUAL     | RAMP1_NEXT | 0                | 0            | RAMP1_NEXT_TRIG |         | 694440h |
| R106 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | 0              | 0             | 0 | RAMP_TRIG_CAL   | 0          | RAMP_SCALE_COUNT |              |                 | 6A0007h |         |
| R107 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | 0              | 0             | 0 | 0               | 0          | 0                | 0            | 0               | 6B0000h |         |
| R108 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | 0              | 0             | 0 | 0               | 0          | 0                | 0            | 0               | 6C0000h |         |
| R109 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | 0              | 0             | 0 | 0               | 0          | 0                | 0            | 0               | 6D0000h |         |
| R110 | 0                | 0  | 0  | 0  | 0  | rb_LD_VTUNE |   | 0               | rb_VCO_SEL     |               |   | 0               | 0          | 0                | 0            | 0               | 6E0000h |         |
| R111 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | rb_VCO_CAPCTRL |               |   |                 |            |                  |              |                 |         | 6F0000h |
| R112 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | rb_VCO_DACISSET |                |               |   |                 |            |                  |              |                 |         | 700000h |
| R113 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | 0              | 0             | 0 | 0               | 0          | 0                | 0            | 0               | 710000h |         |
| R114 | 0                | 1  | 1  | 1  | 1  | FSK_EN      | 0 | 0               | 0              | FSK_SPI_LEVEL |   | FSK_SPI_DEV_SEL |            |                  | FSK_MODE_SEL |                 | 727800h |         |
| R115 | 0                | 0  | 0  | 0  | 0  | 0           | 0 | 0               | FSK_DEV_SCALE  |               |   |                 |            | 0                | 0            | 0               | 730000h |         |
| R116 | FSK_DEV0         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 740000h |         |
| R117 | FSK_DEV1         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 750000h |         |
| R118 | FSK_DEV2         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 760000h |         |
| R119 | FSK_DEV3         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 770000h |         |
| R120 | FSK_DEV4         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 780000h |         |
| R121 | FSK_DEV5         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 790000h |         |
| R122 | FSK_DEV6         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 7A0000h |         |
| R123 | FSK_DEV7         |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 7B0000h |         |
| R124 | FSK_SPI_FAST_DEV |    |    |    |    |             |   |                 |                |               |   |                 |            |                  |              |                 | 7C0000h |         |
| R125 | 0                | 0  | 1  | 0  | 0  | 0           | 1 | 0               | 1              | 0             | 0 | 0               | 1          | 0                | 0            | 0               | 7D2288h |         |

表 7 lists the access codes for the LMX2572 registers.

**表 7. Access Type Codes**

| ACCESS TYPE                   | CODE | DESCRIPTION       |
|-------------------------------|------|-------------------|
| <b>Read Type</b>              |      |                   |
| R                             | R    | Read              |
| <b>Write Type</b>             |      |                   |
| W                             | W    | Write             |
| <b>Reset or Default Value</b> |      |                   |
| -n                            |      | Value after reset |

### 8.6.1 Register R0 (offset = 00h) [reset = 221Ch]

**图 38. Register R0**

| 15      | 14                | 13 | 12     | 11       | 10     | 9        | 8           | 7 | 6           | 5 | 4      | 3       | 2            | 1      | 0         |
|---------|-------------------|----|--------|----------|--------|----------|-------------|---|-------------|---|--------|---------|--------------|--------|-----------|
| RAMP_EN | VCO_PHASE_SYNC_EN | 1  | 0      | ADD_HOLD | 0      | OUT_MUTE | FCAL_HPFADJ |   | FCAL_LPFADJ |   | 1      | FCAL_EN | MUXOUT_LDSEL | RESET  | POWERDOWN |
| R/W-0h  | R/W-0h            |    | R/W-2h | R/W-0h   | R/W-0h | R/W-1h   | R/W-0h      |   | R/W-0h      |   | R/W-1h | R/W-1h  | R/W-1h       | R/W-0h | R/W-0h    |

**表 8. Register R0 Field Descriptions**

| Bit     | Field             | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                     |
|---------|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15      | RAMP_EN           | R/W  | 0h    | Enables frequency ramping. The action of programming register R0 with RAMP_EN = 1 starts the ramping. Be aware that this is in the same register as FCAL_EN, so toggling this bit also can active the ramping if RAMP_EN = 1. RAMP_EN applies to both automatic and manual ramping modes.<br>0: Normal operation<br>1: Starts frequency ramping |
| 14      | VCO_PHASE_SYNC_EN | R/W  | 0h    | Enables phase sync mode. In this state, part of the channel divider is put in the feedback path to ensure deterministic phase. The action of toggling this bit from 0 to 1 also sends an asynchronous SYNC pulse.<br>0: Normal operation<br>1: Phase sync mode                                                                                  |
| 13 - 12 |                   | R/W  | 2h    | Program 2h to this field.                                                                                                                                                                                                                                                                                                                       |
| 11      | ADD_HOLD          | R/W  | 0h    | Freeze the register address in Block Programming. See <a href="#">Block Programming</a> for details.                                                                                                                                                                                                                                            |
| 10      |                   | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                                                                                       |
| 9       | OUT_MUTE          | R/W  | 1h    | Mutes RF outputs (RFoutA and RFoutB) when the VCO is calibrating.<br>0: Disabled<br>1: Muted                                                                                                                                                                                                                                                    |
| 8 - 7   | FCAL_HPFADJ       | R/W  | 0h    | Set this field in accordance to the phase detector frequency for optimal VCO calibration.<br>0: $f_{PD} \leq 37.5$ MHz<br>1: $37.5 \text{ MHz} < f_{PD} \leq 75$ MHz<br>2: $75 \text{ MHz} < f_{PD} \leq 100$ MHz<br>3: $f_{PD} > 100$ MHz                                                                                                      |
| 6 - 5   | FCAL_LPFADJ       | R/W  | 0h    | Set this field in accordance to the phase detector frequency for optimal VCO calibration.<br>0: $f_{PD} \geq 10$ MHz<br>1: $10 \text{ MHz} > f_{PD} \geq 5$ MHz<br>2: $5 \text{ MHz} > f_{PD} \geq 2.5$ MHz<br>3: $f_{PD} < 2.5$ MHz                                                                                                            |
| 4       |                   | R/W  | 1h    | Program 1h to this field.                                                                                                                                                                                                                                                                                                                       |
| 3       | FCAL_EN           | R/W  | 1h    | Enables and activates VCO frequency calibration. Writing register R0 with this bit set to a 1 enables and triggers the VCO frequency calibration. Writing 0 to this field is prohibited.<br>0: Invalid<br>1: Enabled                                                                                                                            |

**表 8. Register R0 Field Descriptions (continued)**

| Bit | Field         | Type | Reset | Description                                                                                                   |
|-----|---------------|------|-------|---------------------------------------------------------------------------------------------------------------|
| 2   | MUXOUT_LD_SEL | R/W  | 1h    | Selects the functionality of the MUXout pin.<br>0: Register readback<br>1: Lock detect                        |
| 1   | RESET         | R/W  | 0h    | Resets all registers to silicon default values. This bit is self-clearing.<br>0: Normal operation<br>1: Reset |
| 0   | POWERDOWN     | R/W  | 0h    | Powers down the device.<br>0: Normal operation<br>1: Power down                                               |

### 8.6.2 Register R1 (offset = 01h) [reset = 0808h]

**图 39. Register R1**

|          |    |    |    |    |    |   |   |   |   |   |   |   |             |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|-------------|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2           | 1 | 0 |
| 0        | 0  | 0  | 0  | 1  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | CAL_CLK_DIV |   |   |
| R/W-101h |    |    |    |    |    |   |   |   |   |   |   |   | R/W-0h      |   |   |

**表 9. Register R1 Field Descriptions**

| Bit    | Field       | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                         |
|--------|-------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 3 |             | R/W  | 101h  | Program 101h to this field.                                                                                                                                                                                                                                                                                                                         |
| 2 - 0  | CAL_CLK_DIV | R/W  | 0h    | Divides down the state machine clock during VCO calibration. Maximum state machine clock frequency is 200 MHz.<br>State machine clock frequency = $f_{\text{OSCIN}} / (2^{\text{CAL\_CLK\_DIV}})$ .<br>0: $f_{\text{OSCIN}} \leq 200 \text{ MHz}$<br>1: $200 \text{ MHz} < f_{\text{OSCIN}} \leq 250 \text{ MHz}$<br>All other values are not used. |

### 8.6.3 Register R2 (offset = 02h) [reset = 0500h]

**图 40. Register R2**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-500h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 10. Register R2 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 500h  | Program 500h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.4 Register R3 (offset = 03h) [reset = 0782h]

**图 41. Register R3**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| R/W-782h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 11. Register R3 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 782h  | Program 782h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.5 Register R4 (offset = 04h) [reset = 0A43h]

图 42. Register R4

| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 0        | 0  | 0  | 0  | 1  | 0  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| R/W-A43h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 12. Register R4 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | A43h  | Program A43h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.6 Register R5 (offset = 05h) [reset = 30C8h]

图 43. Register R5

| 15     | 14 | 13 | 12             | 11             | 10      | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----------------|----------------|---------|---|---|---|---|---|---|---|---|---|---|
| 0      | 0  | 1  | IPBUF_T<br>YPE | IPBUF_T<br>ERM | 0       | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W-1h |    |    | R/W-1h         | R/W-0h         | R/W-C8h |   |   |   |   |   |   |   |   |   |   |

表 13. Register R5 Field Descriptions

| Bit     | Field      | Type | Reset | Description                                                                                                                                                                                                                         |
|---------|------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 13 |            | R/W  | 1h    | Program 1h to this field.                                                                                                                                                                                                           |
| 12      | IPBUF_TYPE | R/W  | 1h    | Selects OSCin input type.<br>0: Differential input<br>1: Single-ended input                                                                                                                                                         |
| 11      | IPBUF_TERM | R/W  | 0h    | Enables internal 50-Ω terminations on both OSCin and OSCin* pins. This function is valid even if OSCin input is configured as single-ended input.<br>0: Normal operation<br>1: OSCin and OSCin* pins are internally 50-Ω terminated |
| 10 - 0  |            | R/W  | C8h   | Program C8h to this field.                                                                                                                                                                                                          |

### 8.6.7 Register R6 (offset = 06h) [reset = C802h]

图 44. Register R6

| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5      | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|---|---|---|---|--------|---|---|---|---|---|
| LDO_DLY |    |    |    |    | 0  | 0 | 0 | 0 | 0 | 0      | 0 | 0 | 0 | 1 | 0 |
| R/W-19h |    |    |    |    |    |   |   |   |   | R/W-2h |   |   |   |   |   |

表 14. Register R6 Field Descriptions

| Bit     | Field   | Type | Reset | Description                                                                                                                      |
|---------|---------|------|-------|----------------------------------------------------------------------------------------------------------------------------------|
| 15 - 11 | LDO_DLY | R/W  | 19h   | LDO start up delay. Delay duration is a function of state machine clock. See <a href="#">Power-Up, Wake-Up Time</a> for details. |
| 10 - 0  |         | R/W  | 2h    | Program 2h to this field.                                                                                                        |

### 8.6.8 Register R7 (offset = 07h) [reset = 00B2h]

**图 45. Register R7**

| 15     | 14        | 13     | 12 | 11      | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-----------|--------|----|---------|----|---|---|---|---|---|---|---|---|---|---|
| 0      | OUT_FORCE | 0      | 0  | 0       | 0  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| R/W-0h |           | R/W-0h |    | R/W-B2h |    |   |   |   |   |   |   |   |   |   |   |

**表 15. Register R7 Field Descriptions**

| Bit    | Field     | Type | Reset | Description                                                                                                                                                                                                  |
|--------|-----------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15     |           | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                    |
| 14     | OUT_FORCE | R/W  | 0h    | Forces the RF outputs not to be automatically muted during VCO calibration. This bit should be enabled during frequency ramping.<br>0: Mute setting depends on OUT_MUTE<br>1: No mute during VCO calibration |
| 13 - 0 |           | R/W  | B2h   | Program B2h to this field.                                                                                                                                                                                   |

### 8.6.9 Register R8 (offset = 08h) [reset = 2000h]

**图 46. Register R8**

| 15     | 14                 | 13     | 12 | 11                | 10     | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------------------|--------|----|-------------------|--------|---|---|---|---|---|---|---|---|---|---|
| 0      | VCO_DACISSET_FORCE | 1      | 0  | VCO_CAPCTRL_FORCE | 0      | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h | R/W-0h             | R/W-2h |    | R/W-0h            | R/W-0h |   |   |   |   |   |   |   |   |   |   |

**表 16. Register R8 Field Descriptions**

| Bit     | Field              | Type | Reset | Description                                                                                                                                                                                         |
|---------|--------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15      |                    | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                           |
| 14      | VCO_DACISSET_FORCE | R/W  | 0h    | Forces VCO_DACISSET value. Useful for fully-assisted VCO calibration and debugging purposes.<br>0: Normal operation<br>1: Use VCO_DACISSET value instead of the value obtained from VCO calibration |
| 13 - 12 |                    | R/W  | 2h    | Program 2h to this field.                                                                                                                                                                           |
| 11      | VCO_CAPCTRL_FORCE  | R/W  | 0h    | Forces VCO_CAPCTRL value. Useful for fully-assisted VCO calibration and debugging purposes.<br>0: Normal operation<br>1: Use VCO_CAPCTRL value instead of the value obtained from VCO calibration   |
| 10 - 0  |                    | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                           |

### 8.6.10 Register R9 (offset = 09h) [reset = 0004h]

图 47. Register R9

| 15     | 14      | 13     | 12     | 11     | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------|--------|--------|--------|----|---|---|---|---|---|---|---|---|---|---|
| 0      | MULT_HI | 0      | OSC_2X | 0      | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W-0h |         | R/W-0h | R/W-0h | R/W-4h |    |   |   |   |   |   |   |   |   |   |   |

表 17. Register R9 Field Descriptions

| Bit    | Field   | Type | Reset | Description                                                                                                                                               |
|--------|---------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15     |         | R/W  | 0h    | Program 0h to this field.                                                                                                                                 |
| 14     | MULT_HI | R/W  | 0h    | Sets this bit to 1 if the output frequency of the Multiplier is greater than 100 MHz.<br>0: Multiplier output ≤ 100 MHz<br>1: Multiplier output > 100 MHz |
| 13     |         | R/W  | 0h    | Program 0h to this field.                                                                                                                                 |
| 12     | OSC_2X  | R/W  | 0h    | Enables reference path Doubler.<br>0: Disabled<br>1: Enabled                                                                                              |
| 11 - 0 |         | R/W  | 4h    | Program 4h to this field.                                                                                                                                 |

### 8.6.11 Register R10 (offset = 0Ah) [reset = 10F8h]

图 48. Register R10

| 15     | 14 | 13 | 12 | 11     | 10 | 9 | 8 | 7 | 6       | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|--------|----|---|---|---|---------|---|---|---|---|---|---|
| 0      | 0  | 0  | 1  | MULT   |    |   |   |   | 1       | 1 | 1 | 1 | 0 | 0 | 0 |
| R/W-1h |    |    |    | R/W-1h |    |   |   |   | R/W-78h |   |   |   |   |   |   |

表 18. Register R10 Field Descriptions

| Bit     | Field | Type | Reset | Description                                                                                                                                                                                                                                                                |
|---------|-------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 12 |       | R/W  | 1h    | Program 1h to this field.                                                                                                                                                                                                                                                  |
| 11 - 7  | MULT  | R/W  | 1h    | Reference path frequency Multiplier. Input frequency to the Multiplier: 10 to 40 MHz.<br>Multiplier output frequency: 60 to 150 MHz.<br>0: Not used<br>1: Bypassed<br>2: Not recommended. Use OSC_2X instead of MULT<br>3: 3X<br>.....<br>7: 7X<br>8 - 31: Not recommended |
| 6 - 0   |       | R/W  | 78h   | Program 78h to this field.                                                                                                                                                                                                                                                 |

### 8.6.12 Register R11 (offset = 0Bh) [reset = B018h]

图 49. Register R11

| 15     | 14 | 13 | 12 | 11     | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3      | 2 | 1 | 0 |
|--------|----|----|----|--------|----|---|---|---|---|---|---|--------|---|---|---|
| 1      | 0  | 1  | 1  | PLL_R  |    |   |   |   |   |   |   | 1      | 0 | 0 | 0 |
| R/W-Bh |    |    |    | R/W-1h |    |   |   |   |   |   |   | R/W-8h |   |   |   |

表 19. Register R11 Field Descriptions

| Bit     | Field | Type | Reset | Description                                                                      |
|---------|-------|------|-------|----------------------------------------------------------------------------------|
| 15 - 12 |       | R/W  | Bh    | Program Bh to this field.                                                        |
| 11 - 4  | PLL_R | R/W  | 1h    | Reference path Post-R divider. It is the divider after the frequency Multiplier. |
| 3 - 0   |       | R/W  | 8h    | Program 8h to this field.                                                        |

### 8.6.13 Register R12 (offset = 0Ch) [reset = 5001h]

图 50. Register R12

|        |    |    |    |           |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|-----------|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11        | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 1  | 0  | 1  |           |    |   |   |   |   |   |   |   |   |   |   |
| R/W-5h |    |    |    | PLL_R_PRE |    |   |   |   |   |   |   |   |   |   |   |
|        |    |    |    | R/W-1h    |    |   |   |   |   |   |   |   |   |   |   |

表 20. Register R12 Field Descriptions

| Bit     | Field     | Type | Reset | Description                                                                      |
|---------|-----------|------|-------|----------------------------------------------------------------------------------|
| 15 - 12 |           | R/W  | 5h    | Program 5h to this field.                                                        |
| 11 - 0  | PLL_R_PRE | R/W  | 1h    | Reference path Pre-R divider. It is the divider before the frequency Multiplier. |

### 8.6.14 Register R13 (offset = 0Dh) [reset = 4000h]

图 51. Register R13

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0         | 1  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-4000h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 21. Register R13 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                            |
|--------|-------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 4000h | Program 4000h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.15 Register R14 (offset = 0Eh) [reset = 1840h]

图 52. Register R14

|         |    |    |    |     |    |   |   |   |   |   |   |        |   |   |   |
|---------|----|----|----|-----|----|---|---|---|---|---|---|--------|---|---|---|
| 15      | 14 | 13 | 12 | 11  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3      | 2 | 1 | 0 |
| 0       | 0  | 0  | 1  | 1   | 0  | 0 | 0 | 0 |   |   |   |        | 0 | 0 | 0 |
| R/W-30h |    |    |    | CPG |    |   |   |   |   |   |   | R/W-8h |   |   |   |
|         |    |    |    |     |    |   |   |   |   |   |   | R/W-0h |   |   |   |

表 22. Register R14 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                                                                                                                                          |
|--------|-------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 7 |       | R/W  | 30h   | Program 30h to this field.                                                                                                                                                                                           |
| 6 - 3  | CPG   | R/W  | 8h    | Effective charge pump gain. This is the sum of the up and down currents. Each increment represents 625 $\mu$ A.<br>0: Tri-state<br>1: 625 $\mu$ A<br>2: 1250 $\mu$ A<br>3: 1875 $\mu$ A<br>.....<br>15: 6875 $\mu$ A |
| 2 - 0  |       | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                            |

### 8.6.16 Register R15 (offset = 0Fh) [reset = 060Eh]

图 53. Register R15

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| R/W-60Eh |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 23. Register R15 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 60Eh  | Program 60Eh to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.17 Register R16 (offset = 10h) [reset = 0080h]

图 54. Register R16

|        |    |    |    |    |    |   |   |                         |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|-------------------------|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 |   |                         |   |   |   |   |   |   |   |
| R/W-0h |    |    |    |    |    |   |   | VCO_DACISSET<br>R/W-80h |   |   |   |   |   |   |   |

表 24. Register R16 Field Descriptions

| Bit    | Field        | Type | Reset | Description                                                                                                                      |
|--------|--------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------|
| 15 - 9 |              | R/W  | 0h    | Program 0h to this field.                                                                                                        |
| 8 - 0  | VCO_DACISSET | R/W  | 80h   | Programmable current setting for the VCO that is applied when VCO_DACISSET_FORCE = 1. Useful for fully-assisted VCO calibration. |

### 8.6.18 Register R17 (offset = 11h) [reset = 0096h]

图 55. Register R17

|        |    |    |    |    |    |   |   |                              |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|------------------------------|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 |   |                              |   |   |   |   |   |   |   |
| R/W-0h |    |    |    |    |    |   |   | VCO_DACISSET_STRT<br>R/W-96h |   |   |   |   |   |   |   |

表 25. Register R17 Field Descriptions

| Bit    | Field             | Type | Reset | Description                                  |
|--------|-------------------|------|-------|----------------------------------------------|
| 15 - 9 |                   | R/W  | 0h    | Program 0h to this field.                    |
| 8 - 0  | VCO_DACISSET_STRT | R/W  | 96h   | Starting calibration value for VCO_DACISSET. |

### 8.6.19 Register R18 (offset = 12h) [reset = 0064h]

图 56. Register R18

|         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0       | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| R/W-64h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 26. Register R18 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                          |
|--------|-------|------|-------|------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 64h   | Program 64h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.20 Register R19 (offset = 13h) [reset = 27B7h]

图 57. Register R19

|         |    |    |    |    |    |   |   |                        |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|------------------------|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                      | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0       | 0  | 1  | 0  | 0  | 1  | 1 | 1 |                        |   |   |   |   |   |   |   |
| R/W-27h |    |    |    |    |    |   |   | VCO_CAPCTRL<br>R/W-B7h |   |   |   |   |   |   |   |

表 27. Register R19 Field Descriptions

| Bit    | Field       | Type | Reset | Description                                                                                                                                         |
|--------|-------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 8 |             | R/W  | 27h   | Program 27h to this field.                                                                                                                          |
| 7 - 0  | VCO_CAPCTRL | R/W  | B7h   | Programmable band within VCO core that applies when VCO_CAPCTRL_FORCE = 1. Valid values are 183 to 0, where the higher number is a lower frequency. |

### 8.6.21 Register R20 (offset = 14h) [reset = 3048h]

图 58. Register R20

| 15     | 14 | 13      | 12 | 11 | 10            | 9 | 8       | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|---------|----|----|---------------|---|---------|---|---|---|---|---|---|---|---|
| 0      | 1  | VCO_SEL |    |    | VCO_SEL_FORCE | 0 | 0       | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W-0h |    | R/W-6h  |    |    | R/W-0h        |   | R/W-48h |   |   |   |   |   |   |   |   |

表 28. Register R20 Field Descriptions

| Bit     | Field         | Type | Reset | Description                                                                                                                                                                  |
|---------|---------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 14 |               | R/W  | 0h    | Program 1h to this field.                                                                                                                                                    |
| 13 - 11 | VCO_SEL       | R/W  | 6h    | User specified start VCO for calibration. This sets the VCO that is used when VCO_SEL_FORCE = 1.<br>1: VCO1<br>2: VCO2<br>.....<br>6: VCO6<br>All other values are not used. |
| 10      | VCO_SEL_FORCE | R/W  | 0h    | Forces the VCO to use the core specified by VCO_SEL.<br>0: Disabled<br>1: Enabled                                                                                            |
| 9 - 0   |               | R/W  | 48h   | Program 48h to this field.                                                                                                                                                   |

### 8.6.22 Register R21 (offset = 15h) [reset = 0409h]

图 59. Register R21

| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 0        | 0  | 0  | 0  | 0  | 1  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| R/W-409h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 29. Register R21 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 409h  | Program 409h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.23 Register R22 (offset = 16h) [reset = 0001h]

图 60. Register R22

| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W-1h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 30. Register R22 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 1h    | Program 1h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.24 Register R23 (offset = 17h) [reset = 007Ch]

图 61. Register R23

|         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0       | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| R/W-7Ch |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 31. Register R23 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                          |
|--------|-------|------|-------|------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 7Ch   | Program 7Ch to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.25 Register R24 (offset = 18h) [reset = 071Ah]

图 62. Register R24

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| R/W-71Ah |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 32. Register R24 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 71Ah  | Program 71Ah to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.26 Register R25 (offset = 19h) [reset = 0624h]

图 63. Register R25

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| R/W-624h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 33. Register R25 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 624h  | Program 624h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.27 Register R26 (offset = 1Ah) [reset = 0808h]

图 64. Register R26

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 1  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W-808h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 34. Register R26 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 808h  | Program 808h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.28 Register R27 (offset = 1Bh) [reset = 0002h]**
**图 65. Register R27**

|    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

R/W-2h

**表 35. Register R27 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 2h    | Program 2h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.29 Register R28 (offset = 1Ch) [reset = 0488h]**
**图 66. Register R28**

|    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0  | 0  | 0  | 0  | 0  | 1  | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

R/W-488h

**表 36. Register R28 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 488h  | Program 488h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.30 Register R29 (offset = 1Dh) [reset = 18C6h]**
**图 67. Register R29**

|    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

R/W-18C6h

**表 37. Register R29 Field Descriptions**

| Bit    | Field | Type | Reset | Description               |
|--------|-------|------|-------|---------------------------|
| 15 - 0 |       | R/W  | 18C6h | Program 0h to this field. |

**8.6.31 Register R30 (offset = 1Eh) [reset = 18C6h]**
**图 68. Register R30**

|    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0  | 0  | 0  | 1  | 1  | 0  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |

R/W-18C6h

**表 38. Register R30 Field Descriptions**

| Bit    | Field | Type | Reset | Description                  |
|--------|-------|------|-------|------------------------------|
| 15 - 0 |       | R/W  | 18C6h | Program 18A6h to this field. |

### 8.6.32 Register R31 (offset = 1Fh) [reset = C3E6h]

图 69. Register R31

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1         | 1  | 0  | 0  | 0  | 0  | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| R/W-C3E6h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 39. Register R31 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                            |
|--------|-------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | C3E6h | Program C3E6h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.33 Register R32 (offset = 20h) [reset = 05BFh]

图 70. Register R32

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| R/W-5BFh |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 40. Register R32 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 5BFh  | Program 5BFh to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.34 Register R33 (offset = 21h) [reset = 1E01h]

图 71. Register R33

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0         | 0  | 0  | 1  | 1  | 1  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W-1E01h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 41. Register R33 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                            |
|--------|-------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 1E01h | Program 1E01h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.35 Register R34 (offset = 22h) [reset = 0010h]

图 72. Register R34

|        |    |    |    |    |    |   |   |   |   |   |   |        |              |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|--------|--------------|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3      | 2            | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 1 | 0      | PLL_N[18:16] |   |   |
| R/W-2h |    |    |    |    |    |   |   |   |   |   |   | R/W-0h |              |   |   |

表 42. Register R34 Field Descriptions

| Bit    | Field        | Type | Reset | Description                |
|--------|--------------|------|-------|----------------------------|
| 15 - 3 |              | R/W  | 2h    | Program 2h to this field.  |
| 2 - 0  | PLL_N[18:16] | R/W  | 0h    | Upper 3 bits of N-divider. |

**8.6.36 Register R35 (offset = 23h) [reset = 0004h]**
**图 73. Register R35**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W-4h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 43. Register R35 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 4h    | Program 4h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.37 Register R36 (offset = 24h) [reset = 0028h]**
**图 74. Register R36**

|         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PLL_N   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-28h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 44. Register R36 Field Descriptions**

| Bit    | Field | Type | Reset | Description                 |
|--------|-------|------|-------|-----------------------------|
| 15 - 0 | PLL_N | R/W  | 28h   | Lower 16 bits of N-divider. |

**8.6.38 Register R37 (offset = 25h) [reset = 0205h]**
**图 75. Register R37**

|              |        |             |    |    |    |   |   |        |   |   |   |   |   |   |   |
|--------------|--------|-------------|----|----|----|---|---|--------|---|---|---|---|---|---|---|
| 15           | 14     | 13          | 12 | 11 | 10 | 9 | 8 | 7      | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASH_SEED_EN | 0      | PFD_DLY_SEL |    |    |    |   |   | 0      | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| R/W-0h       | R/W-0h | R/W-2h      |    |    |    |   |   | R/W-5h |   |   |   |   |   |   |   |

**表 45. Register R37 Field Descriptions**

| Bit    | Field        | Type | Reset | Description                                                                                                                                            |
|--------|--------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15     | MASH_SEED_EN | R/W  | 0h    | Enables the MASH_SEED value to be used. This can be used for programmable phase stepping or fractional spur optimization.<br>0: Disabled<br>1: Enabled |
| 14     |              | R/W  | 0h    | Program 0h to this field.                                                                                                                              |
| 13 - 8 | PFD_DLY_SEL  | R/W  | 2h    | PFD_DLY_SEL must be adjusted in accordance to the N-divider value. See 表 3 for details.                                                                |
| 7 - 0  |              | R/W  | 5h    | Program 5h to this field.                                                                                                                              |

**8.6.39 Register R38 (offset = 26h) [reset = FFFFh]**
**图 76. Register R38**

|                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PLL_DEN[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-FFFFh      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 46. Register R38 Field Descriptions**

| Bit    | Field          | Type | Reset | Description                                    |
|--------|----------------|------|-------|------------------------------------------------|
| 15 - 0 | PLL_DEN[31:16] | R/W  | FFFFh | Upper 16 bits of fractional denominator (DEN). |

### 8.6.40 Register R39 (offset = 27h) [reset = FFFFh]

图 77. Register R39

|               |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PLL_DEN[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-FFFFh     |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 47. Register R39 Field Descriptions

| Bit    | Field         | Type | Reset | Description                                    |
|--------|---------------|------|-------|------------------------------------------------|
| 15 - 0 | PLL_DEN[15:0] | R/W  | FFFFh | Lower 16 bits of fractional denominator (DEN). |

### 8.6.41 Register R40 (offset = 28h) [reset = 0000h]

图 78. Register R40

|                  |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASH_SEED[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 48. Register R40 Field Descriptions

| Bit    | Field            | Type | Reset | Description                                                                                                                                                 |
|--------|------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 0 | MASH_SEED[31:16] | R/W  | 0h    | Upper 16 bits of MASH_SEED. MASH_SEED sets the initial state of the fractional engine. Useful for producing a phase shift and fractional spur optimization. |

### 8.6.42 Register R41 (offset = 29h) [reset = 0000h]

图 79. Register R41

|                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASH_SEED[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 49. Register R41 Field Descriptions

| Bit    | Field           | Type | Reset | Description                                                                                                                                                 |
|--------|-----------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 0 | MASH_SEED[15:0] | R/W  | 0h    | Lower 16 bits of MASH_SEED. MASH_SEED sets the initial state of the fractional engine. Useful for producing a phase shift and fractional spur optimization. |

### 8.6.43 Register R42 (offset = 2Ah) [reset = 0000h]

图 80. Register R42

|                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PLL_NUM[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 50. Register R42 Field Descriptions

| Bit    | Field          | Type | Reset | Description                                  |
|--------|----------------|------|-------|----------------------------------------------|
| 15 - 0 | PLL_NUM[31:16] | R/W  | 0h    | Upper 16 bits of fractional numerator (NUM). |

**8.6.44 Register R43 (offset = 2Bh) [reset = 0000h]**
**图 81. Register R43**

|               |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PLL_NUM[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 51. Register R43 Field Descriptions**

| Bit    | Field         | Type | Reset | Description                                  |
|--------|---------------|------|-------|----------------------------------------------|
| 15 - 0 | PLL_NUM[15:0] | R/W  | 0h    | Lower 16 bits of fractional numerator (NUM). |

**8.6.45 Register R44 (offset = 2Ch) [reset = 22A2h]**
**图 82. Register R44**

|        |    |          |    |    |    |   |   |             |             |                  |        |   |            |   |   |
|--------|----|----------|----|----|----|---|---|-------------|-------------|------------------|--------|---|------------|---|---|
| 15     | 14 | 13       | 12 | 11 | 10 | 9 | 8 | 7           | 6           | 5                | 4      | 3 | 2          | 1 | 0 |
| 0      | 0  | OUTA_PWR |    |    |    |   |   | OUTB_P<br>D | OUTA_P<br>D | MASH_R<br>ESET_N | 0      | 0 | MASH_ORDER |   |   |
| R/W-0h |    | R/W-22h  |    |    |    |   |   | R/W-1h      | R/W-0h      | R/W-1h           | R/W-0h |   | R/W-2h     |   |   |

**表 52. Register R44 Field Descriptions**

| Bit     | Field        | Type | Reset | Description                                                                                                                                                                  |
|---------|--------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 14 |              | R/W  | 0h    | Program 0h to this field.                                                                                                                                                    |
| 13 - 8  | OUTA_PWR     | R/W  | 22h   | Adjusts RFoutA output power. Higher numbers give more output power.                                                                                                          |
| 7       | OUTB_PD      | R/W  | 1h    | Powers down RF output B.<br>0: Normal operation<br>1: Power down                                                                                                             |
| 6       | OUTA_PD      | R/W  | 0h    | Powers down RF output A.<br>0: Normal operation<br>1: Power down                                                                                                             |
| 5       | MASH_RESET_N | R/W  | 1h    | Resets MASH.<br>0: Reset<br>1: Normal operation                                                                                                                              |
| 4 - 3   |              | R/W  | 0h    | Program 0h to this field.                                                                                                                                                    |
| 2 - 0   | MASH_ORDER   | R/W  | 2h    | Sets the MASH order.<br>0: Integer mode<br>1: First order modulator<br>2: Second order modulator<br>3: Third order modulator<br>4: Fourth order modulator<br>5 - 7: Not used |

### 8.6.46 Register R45 (offset = 2Dh) [reset = C622h]

图 83. Register R45

|        |    |    |          |    |         |   |   |   |   |         |   |   |          |   |   |
|--------|----|----|----------|----|---------|---|---|---|---|---------|---|---|----------|---|---|
| 15     | 14 | 13 | 12       | 11 | 10      | 9 | 8 | 7 | 6 | 5       | 4 | 3 | 2        | 1 | 0 |
| 1      | 1  | 0  | OUTA_MUX | 1  | 1       | 0 | 0 | 0 |   |         |   |   | OUTB_PWR |   |   |
| R/W-6h |    |    | R/W-0h   |    | R/W-18h |   |   |   |   | R/W-22h |   |   |          |   |   |

表 53. Register R45 Field Descriptions

| Bit     | Field    | Type | Reset | Description                                                                                             |
|---------|----------|------|-------|---------------------------------------------------------------------------------------------------------|
| 15 - 13 |          | R/W  | 6h    | Program 6h to this field.                                                                               |
| 12 - 11 | OUTA_MUX | R/W  | 0h    | Selects the input source to RFoutA.<br>0: Channel divider<br>1: VCO<br>2: Not used<br>3: High impedance |
| 10 - 6  |          | R/W  | 18h   | Program 18h to this field.                                                                              |
| 5 - 0   | OUTB_PWR | R/W  | 22h   | Adjusts RFoutB output power. Higher numbers give more output power.                                     |

### 8.6.47 Register R46 (offset = 2Eh) [reset = 07F0h]

图 84. Register R46

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |          |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|----------|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1        | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | OUTB_MUX |   |
| R/W-1FCh |    |    |    |    |    |   |   |   |   |   |   |   |   | R/W-0h   |   |

表 54. Register R46 Field Descriptions

| Bit    | Field    | Type | Reset | Description                                                                                           |
|--------|----------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 2 |          | R/W  | 1FCh  | Program 1FCh to this field.                                                                           |
| 1 - 0  | OUTB_MUX | R/W  | 0h    | Selects the input source to RFoutB.<br>0: Channel divider<br>1: VCO<br>2: SYSREF<br>3: High impedance |

### 8.6.48 Register R47 (offset = 2Fh) [reset = 0300h]

图 85. Register R47

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 0  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-300h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 55. Register R47 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 300h  | Program 300h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.49 Register R48 (offset = 30h) [reset = 03E0h]**
**图 86. Register R48**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 0  | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| R/W-3E0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 56. Register R48 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 3E0h  | Program 3E0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.50 Register R49 (offset = 31h) [reset = 4180h]**
**图 87. Register R49**

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0         | 1  | 0  | 0  | 0  | 0  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-4180h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 57. Register R49 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                            |
|--------|-------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 4180h | Program 4180h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.51 Register R50 (offset = 32h) [reset = 0080h]**
**图 88. Register R50**

|         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0       | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-80h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 58. Register R50 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                          |
|--------|-------|------|-------|------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 80h   | Program 80h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.52 Register R51 (offset = 33h) [reset = 0080h]**
**图 89. Register R51**

|         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0       | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-80h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 59. Register R51 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                          |
|--------|-------|------|-------|------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 80h   | Program 80h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.53 Register R52 (offset = 34h) [reset = 0420h]**
**图 90. Register R52**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 1  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| R/W-420h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 60. Register R52 Field Descriptions**

| Bit    | Field | Type | Reset | Description                 |
|--------|-------|------|-------|-----------------------------|
| 15 - 0 |       | R/W  | 420h  | Program 421h to this field. |

**8.6.54 Register R53 (offset = 35h) [reset = 0000h]**
**図 91. Register R53**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 61. Register R53 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.55 Register R54 (offset = 36h) [reset = 0000h]**
**図 92. Register R54**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 62. Register R54 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.56 Register R55 (offset = 37h) [reset = 0000h]**
**図 93. Register R55**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 63. Register R55 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.57 Register R56 (offset = 38h) [reset = 0000h]**
**図 94. Register R56**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 64. Register R56 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.58 Register R57 (offset = 39h) [reset = 0000h]**
**图 95. Register R57**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 65. Register R57 Field Descriptions**

| Bit    | Field | Type | Reset | Description                |
|--------|-------|------|-------|----------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 20h to this field. |

**8.6.59 Register R58 (offset = 3Ah) [reset = 8001h]**
**图 96. Register R58**

|                  |                |           |           |    |    |        |   |   |   |   |   |   |   |   |   |
|------------------|----------------|-----------|-----------|----|----|--------|---|---|---|---|---|---|---|---|---|
| 15               | 14             | 13        | 12        | 11 | 10 | 9      | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INPIN_I<br>GNORE | INPIN_H<br>YST | INPIN_LVL | INPIN_FMT |    |    | 0      | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W-1h           | R/W-0h         | R/W-0h    | R/W-0h    |    |    | R/W-1h |   |   |   |   |   |   |   |   |   |

**表 66. Register R58 Field Descriptions**

| Bit     | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                  |
|---------|--------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15      | INPIN_IGNORE | R/W  | 1h    | Ignore SYNC and SysRefReq pins when VCO_PHASE_SYNC = 0. This bit should be set to 1 unless VCO_PHASE_SYNC = 1.                                                                                                                                                                                                                                               |
| 14      | INPIN_HYST   | R/W  | 0h    | Enables high hysteresis for LVDS input to SysRefReq and SYNC pin.<br>0: Disabled<br>1: Enabled                                                                                                                                                                                                                                                               |
| 13 - 12 | INPIN_LVL    | R/W  | 0h    | Sets bias level for LVDS input to SysRefReq and SYNC pin.<br>0: Vin / 4<br>1: Vin<br>2: Vin / 2<br>3: Invalid                                                                                                                                                                                                                                                |
| 11 - 9  | INPIN_FMT    | R/W  | 0h    | Defines the input format of SysRefReq and SYNC pin.<br>0: SYNC = SysRefReq = CMOS<br>1: SYNC = LVDS; SysRefReq = CMOS<br>2: SYNC = CMOS; SysRefReq = LVDS<br>3: SYNC = SysRefReq = LVDS<br>4: SYNC = SysRefReq = CMOS<br>5: SYNC = LVDS (filtered); SysRefReq = CMOS<br>6: SYNC = CMOS; SysRefReq = LVDS (filtered)<br>7: SYNC = SysRefReq = LVDS (filtered) |
| 8 - 0   |              | R/W  | 1h    | Program 1h to this field.                                                                                                                                                                                                                                                                                                                                    |

**8.6.60 Register R59 (offset = 3Bh) [reset = 0001h]**
**图 97. Register R59**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |             |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|-------------|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0           |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LD_TYP<br>E |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   | R/W-1h      |

**表 67. Register R59 Field Descriptions**

| Bit    | Field   | Type | Reset | Description                                                                                                                                                                                                                                                                                                                              |
|--------|---------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 1 |         | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                                                                                |
| 0      | LD_TYPE | R/W  | 1h    | Defines lock detect type.<br>0: VCOCal. Lock detect asserts a HIGH output after the VCO has finished calibration and the LD_DLY timeout counter is finished.<br>1: Vtune and VCOCal. Lock detect asserts a HIGH output when VCOCal lock detect would assert a HIGH signal and the tuning voltage to the VCO is within acceptable limits. |

### 8.6.61 Register R60 (offset = 3Ch) [reset = 03E8h]

图 98. Register R60

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LD_DLY   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-3E8h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 68. Register R60 Field Descriptions

| Bit    | Field  | Type | Reset | Description                                                                                                                                                                  |
|--------|--------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 0 | LD_DLY | R/W  | 3E8h  | For the VCOCal lock detect, this is the delay in $\frac{1}{4} f_{PD}$ cycles that is added after the calibration is finished before the VCOCal lock detect is asserted HIGH. |

### 8.6.62 Register R61 (offset = 3Dh) [reset = 00A8h]

图 99. Register R61

|         |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0       | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| R/W-A8h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

表 69. Register R61 Field Descriptions

| Bit    | Field | Type | Reset | Description                                                                                          |
|--------|-------|------|-------|------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | A8h   | Program A8h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

### 8.6.63 Register R62 (offset = 3Eh) [reset = 00AFh]

图 100. Register R62

|             |             |             |             |             |             |         |   |   |   |   |   |   |   |   |   |
|-------------|-------------|-------------|-------------|-------------|-------------|---------|---|---|---|---|---|---|---|---|---|
| 15          | 14          | 13          | 12          | 11          | 10          | 9       | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DBLBUF_EN_5 | DBLBUF_EN_4 | DBLBUF_EN_3 | DBLBUF_EN_2 | DBLBUF_EN_1 | DBLBUF_EN_0 | 0       | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| R/W-0h      | R/W-0h      | R/W-0h      | R/W-0h      | R/W-0h      | R/W-0h      | R/W-AFh |   |   |   |   |   |   |   |   |   |

表 70. Register R62 Field Descriptions

| Bit   | Field       | Type | Reset | Description                                                                                                                                        |
|-------|-------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | DBLBUF_EN_5 | R/W  | 0h    | Enables double buffering for the MASH order.<br>0: Disabled<br>1: Enabled                                                                          |
| 14    | DBLBUF_EN_4 | R/W  | 0h    | Enables double buffering for fractional numerator NUM.<br>0: Disabled<br>1: Enabled                                                                |
| 13    | DBLBUF_EN_3 | R/W  | 0h    | Enables double buffering for the integer portion of the N-divider.<br>0: Disabled<br>1: Enabled                                                    |
| 12    | DBLBUF_EN_2 | R/W  | 0h    | Enables double buffering for the Pre-R and Post-R dividers in the reference path. Effective only if DBL_BUF_EN_3 = 1.<br>0: Disabled<br>1: Enabled |
| 11    | DBLBUF_EN_1 | R/W  | 0h    | Enables double buffering for the Multiplier in the reference path. Effective only if DBL_BUF_EN_3 = 1.<br>0: Disabled<br>1: Enabled                |
| 10    | DBLBUF_EN_0 | R/W  | 0h    | Enables double buffering for the Doubler in the reference path. Effective only if DBL_BUF_EN_3 = 1.<br>0: Disabled<br>1: Enabled                   |
| 9 - 0 |             | R/W  | AFh   | Program AFh to this field.                                                                                                                         |

**8.6.64 Register R63 (offset = 3Fh) [reset = 0000h]**
**图 101. Register R63**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 71. Register R63 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.65 Register R64 (offset = 40h) [reset = 1388h]**
**图 102. Register R64**

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0         | 0  | 0  | 1  | 0  | 0  | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W-1388h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 72. Register R64 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                            |
|--------|-------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 1388h | Program 1388h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.66 Register R65 (offset = 41h) [reset = 0000h]**
**图 103. Register R65**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 73. Register R65 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.67 Register R66 (offset = 42h) [reset = 01F4h]**
**图 104. Register R66**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 0  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| R/W-1F4h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 74. Register R66 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 1F4h  | Program 1F4h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.68 Register R67 (offset = 43h) [reset = 0000h]**
**图 105. Register R67**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 75. Register R67 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.69 Register R68 (offset = 44h) [reset = 03E8h]**
**图 106. Register R68**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0        | 0  | 0  | 0  | 0  | 0  | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| R/W-3E8h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 76. Register R68 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                           |
|--------|-------|------|-------|-------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 3E8h  | Program 3E8h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.70 Register R69 (offset = 45h) [reset = 0000h]**
**图 107. Register R69**

|                       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15                    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASH_RST_COUNT[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 77. Register R69 Field Descriptions**

| Bit    | Field                  | Type | Reset | Description                                                                                                                                                                                                                                                                            |
|--------|------------------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 0 | MASH_RST_COUNT [31:16] | R/W  | 0h    | Upper 16 bits of MASH_RST_COUNT. This register is used to add a delay when using phase SYNC. The delay should be set at least four times the PLL lock time. This delay is expressed in state machine clock periods. One of these periods is equal to $2^{CAL\_CLK\_DIV} / f_{OSCIN}$ . |

**8.6.71 Register R70 (offset = 46h) [reset = C350h]**
**图 108. Register R70**

|                      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASH_RST_COUNT[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-C350h            |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 78. Register R70 Field Descriptions**

| Bit    | Field                 | Type | Reset | Description                      |
|--------|-----------------------|------|-------|----------------------------------|
| 15 - 0 | MASH_RST_COUNT [15:0] | R/W  | C350h | Lower 16 bits of MASH_RST_COUNT. |

**8.6.72 Register R71 (offset = 47h) [reset = 0080h]**
**图 109. Register R71**

|        |    |    |    |    |    |   |   |                |   |   |              |           |                   |        |   |
|--------|----|----|----|----|----|---|---|----------------|---|---|--------------|-----------|-------------------|--------|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7              | 6 | 5 | 4            | 3         | 2                 | 1      | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | SYSREF_DIV_PRE |   |   | SYSREF_PULSE | SYSREF_EN | SYSREF_REPEA<br>T | 0      | 1 |
| R/W-0h |    |    |    |    |    |   |   | R/W-4h         |   |   | R/W-0h       | R/W-0h    | R/W-0h            | R/W-0h |   |

**表 79. Register R71 Field Descriptions**

| Bit    | Field          | Type | Reset | Description                                                                                                                                                                                                                   |
|--------|----------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 8 |                | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                     |
| 7 - 5  | SYSREF_DIV_PRE | R/W  | 4h    | This divider is used to get the frequency input to the Post-SR divider within acceptable limits. See <a href="#">Application for SYSREF</a> for details.<br>2: Divide by 2<br>4: Divide by 4<br>All other values are invalid. |
| 4      | SYSREF_PULSE   | R/W  | 0h    | When in master mode (SYSREF_REPEAT = 0), this allows multiple pulses (as determined by SYSREF_PULSE_CNT) to be sent out whenever the SysRefReq pin goes high.<br>0: Disabled<br>1: Enabled                                    |
| 3      | SYSREF_EN      | R/W  | 0h    | Enables SYSREF mode.<br>0: Disabled<br>1: Enabled                                                                                                                                                                             |
| 2      | SYSREF_REPEAT  | R/W  | 0h    | Defines SYSREF mode.<br>0: Master mode. In this mode, SYSREF pulses are generated continuously at the output.<br>1: Repeater Mode. In this mode, SYSREF pulses are generated in response to the SysRefReq pin.                |
| 1 - 0  |                | R/W  | 0h    | Program 1h to this field.                                                                                                                                                                                                     |

**8.6.73 Register R72 (offset = 48h) [reset = 0001h]**
**图 110. Register R72**

|        |    |    |    |    |                      |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----------------------|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10                   | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  |                      |   |   |   |   |   |   |   |   |   |   |
| R/W-0h |    |    |    |    | SYSREF_DIV<br>R/W-1h |   |   |   |   |   |   |   |   |   |   |

**表 80. Register R72 Field Descriptions**

| Bit     | Field      | Type | Reset | Description                                                                                                               |
|---------|------------|------|-------|---------------------------------------------------------------------------------------------------------------------------|
| 15 - 11 |            | R/W  | 0h    | Program 0h to this field.                                                                                                 |
| 10 - 0  | SYSREF_DIV | R/W  | 1h    | This divider further divides the output frequency for the SYSREF. See <a href="#">Application for SYSREF</a> for details. |

**8.6.74 Register R73 (offset = 49h) [reset = 003Fh]**
**图 111. Register R73**

|        |    |    |    |                          |    |   |   |   |   |                           |   |   |   |   |   |
|--------|----|----|----|--------------------------|----|---|---|---|---|---------------------------|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11                       | 10 | 9 | 8 | 7 | 6 | 5                         | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  |                          |    |   |   |   |   |                           |   |   |   |   |   |
| R/W-0h |    |    |    | JESD_DAC2_CTRL<br>R/W-0h |    |   |   |   |   | JESD_DAC1_CTRL<br>R/W-3Fh |   |   |   |   |   |

**表 81. Register R73 Field Descriptions**

| Bit     | Field          | Type | Reset | Description                                    |
|---------|----------------|------|-------|------------------------------------------------|
| 15 - 12 |                | R/W  | 0h    | Program 0h to this field.                      |
| 11 - 6  | JESD_DAC2_CTRL | R/W  | 0h    | Programmable delay adjustment for SYSREF mode. |
| 5 - 0   | JESD_DAC1_CTRL | R/W  | 3Fh   | Programmable delay adjustment for SYSREF mode. |

**8.6.75 Register R74 (offset = 4Ah) [reset = 0000h]**
**图 112. Register R74**

|                            |    |    |    |                          |    |   |   |   |   |                          |   |   |   |   |   |
|----------------------------|----|----|----|--------------------------|----|---|---|---|---|--------------------------|---|---|---|---|---|
| 15                         | 14 | 13 | 12 | 11                       | 10 | 9 | 8 | 7 | 6 | 5                        | 4 | 3 | 2 | 1 | 0 |
| SYSREF_PULSE_CNT<br>R/W-0h |    |    |    | JESD_DAC4_CTRL<br>R/W-0h |    |   |   |   |   | JESD_DAC3_CTRL<br>R/W-0h |   |   |   |   |   |

**表 82. Register R74 Field Descriptions**

| Bit     | Field            | Type | Reset | Description                                                    |
|---------|------------------|------|-------|----------------------------------------------------------------|
| 15 - 12 | SYSREF_PULSE_CNT | R/W  | 0h    | Used in SYSREF_REPEAT mode to define how many pulses are sent. |
| 11 - 6  | JESD_DAC4_CTRL   | R/W  | 0h    | Programmable delay adjustment for SYSREF mode.                 |
| 5 - 0   | JESD_DAC3_CTRL   | R/W  | 0h    | Programmable delay adjustment for SYSREF mode.                 |

**8.6.76 Register R75 (offset = 4Bh) [reset = 0800h]**
**图 113. Register R75**

|        |    |    |    |    |        |   |   |   |   |        |   |   |   |   |   |
|--------|----|----|----|----|--------|---|---|---|---|--------|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10     | 9 | 8 | 7 | 6 | 5      | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 1  |        |   |   |   |   | 0      | 0 | 0 | 0 | 0 | 0 |
| R/W-1h |    |    |    |    | R/W-0h |   |   |   |   | R/W-0h |   |   |   |   |   |

**表 83. Register R75 Field Descriptions**

| Bit     | Field | Type | Reset | Description                                                                                                                                                                                                 |
|---------|-------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 11 |       | R/W  | 1h    | Program 1h to this field.                                                                                                                                                                                   |
| 10 - 6  | CHDIV | R/W  | 0h    | Channel divider.<br>0: Divide by 2<br>1: Divide by 4<br>3: Divide by 8<br>5: Divide by 16<br>7: Divide by 32<br>9: Divide by 64<br>12: Divide by 128<br>14: Divide by 256<br>All other values are not used. |
| 5 - 0   |       | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                   |

**8.6.77 Register R76 (offset = 4Ch) [reset = 000Ch]**
**图 114. Register R76**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| R/W-Ch |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 84. Register R76 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | Ch    | Program Ch to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.78 Register R77 (offset = 4Dh) [reset = 0000h]**
**图 115. Register R77**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 85. Register R77 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.79 Register R78 (offset = 4Eh) [reset = 0064h]**
**图 116. Register R78**

| 15     | 14 | 13 | 12 | 11              | 10     | 9              | 8                | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0      |
|--------|----|----|----|-----------------|--------|----------------|------------------|---|---|---|---|---|---|---|--------|
| 0      | 0  | 0  | 0  | RAMP_THRESH[32] | 0      | QUICK_RECAL_EN | VCO_CAPCTRL_STRT |   |   |   |   |   |   |   | 1      |
| R/W-0h |    |    |    | R/W-0h          | R/W-0h | R/W-0h         | R/W-32h          |   |   |   |   |   |   |   | R/W-0h |

**表 86. Register R78 Field Descriptions**

| Bit     | Field            | Type | Reset | Description                                                                                                                                                                                                                                                   |
|---------|------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 12 |                  | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                     |
| 11      | RAMP_THRESH[32]  | R/W  | 0h    | The 33 <sup>rd</sup> bit of RAMP_THRESH. RAMP_THRESH sets how much the ramp can change the VCO frequency before a VCO calibration is required. If the frequency is chosen to be $\Delta f$ , then $RAMP\_THRESH = (\Delta f / f_{PD}) \times 2^{24}$ .        |
| 10      |                  | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                     |
| 9       | QUICK_RECAL_EN   | R/W  | 0h    | This sets the initial VCO starting calibration values. Especially useful if the frequency change is smaller, say < 50 MHz or so.<br>0: Calibration starts with VCO_SEL, VCO_CAPCTRL_START, VCO_DACISSET_START<br>1: Calibration starts with the current value |
| 8 - 1   | VCO_CAPCTRL_STRT | R/W  | 32h   | This sets the starting VCO_CAPCTRL value that is used for VCO frequency calibration. Smaller values yield a higher frequency band within a VCO core. Valid number range is 0 to 183.                                                                          |
| 0       |                  | R/W  | 0h    | Program 1h to this field.                                                                                                                                                                                                                                     |

**8.6.80 Register R79 (offset = 4Fh) [reset = 0000h]**
**图 117. Register R79**

| 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RAMP_THRESH[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h             |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 87. Register R79 Field Descriptions**

| Bit    | Field              | Type | Reset | Description                                             |
|--------|--------------------|------|-------|---------------------------------------------------------|
| 15 - 0 | RAMP_THRESH[31:16] | R/W  | 0h    | Upper 16 bits of RAMP_THRESH. See 表 86 for description. |

**8.6.81 Register R80 (offset = 50h) [reset = 0000h]**
**图 118. Register R80**

| 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RAMP_THRESH[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h            |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 88. Register R80 Field Descriptions**

| Bit    | Field             | Type | Reset | Description                                             |
|--------|-------------------|------|-------|---------------------------------------------------------|
| 15 - 0 | RAMP_THRESH[15:0] | R/W  | 0h    | Lower 16 bits of RAMP_THRESH. See 表 86 for description. |

**8.6.82 Register R81 (offset = 51h) [reset = 0000h]**
**图 119. Register R81**

| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0                 |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|-------------------|
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RAMP_LIMIT_HI[32] |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   | R/W-0h            |

**表 89. Register R81 Field Descriptions**

| Bit    | Field               | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                        |
|--------|---------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 1 |                     | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                                                                                                                          |
| 0      | RAMP_LIMIT_HIGH[32] | R/W  | 0h    | The 33 <sup>rd</sup> bit of RAMP_LIMIT_HIGH.<br>RAMP_LIMIT_HIGH sets a maximum frequency that the ramp cannot exceed so that the VCO does not get set beyond a valid frequency range.<br>Suppose $f_{HIGH}$ is this frequency and $f_{VCO}$ is the starting VCO frequency, then:<br>$f_{HIGH} \geq f_{VCO}$ ;<br>$RAMP\_LIMIT\_HIGH = 2^{24} \times (f_{HIGH} - f_{VCO}) / f_{PD}$ |

### 8.6.83 Register R82 (offset = 52h) [reset = 0000h]

**图 120. Register R82**

|                        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15                     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP_LIMIT_HIGH[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 90. Register R82 Field Descriptions**

| Bit    | Field                   | Type | Reset | Description                                                 |
|--------|-------------------------|------|-------|-------------------------------------------------------------|
| 15 - 0 | RAMP_LIMIT_HIGH [31:16] | R/W  | 0h    | Upper 16 bits of RAMP_LIMIT_HIGH. See 表 89 for description. |

### 8.6.84 Register R83 (offset = 53h) [reset = 0000h]

**图 121. Register R83**

|                       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15                    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP_LIMIT_HIGH[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 91. Register R83 Field Descriptions**

| Bit    | Field                 | Type | Reset | Description                                                 |
|--------|-----------------------|------|-------|-------------------------------------------------------------|
| 15 - 0 | RAMP_LIMIT_HIGH[15:0] | R/W  | 0h    | Lower 16 bits of RAMP_LIMIT_HIGH. See 表 89 for description. |

### 8.6.85 Register R84 (offset = 54h) [reset = 0000h]

**图 122. Register R84**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |                            |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|----------------------------|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0                          |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RAMP_L<br>IMIT_LO<br>W[32] |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   | R/W-0h                     |

**表 92. Register R84 Field Descriptions**

| Bit    | Field              | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                           |
|--------|--------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 1 |                    | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                                                                                                                             |
| 0      | RAMP_LIMIT_LOW[32] | R/W  | 0h    | The 33 <sup>rd</sup> bit of RAMP_LIMIT_LOW.<br>RAMP_LIMIT_LOW sets a minimum frequency that the ramp cannot exceed so that the VCO does not get set beyond a valid frequency range.<br>Suppose $f_{LOW}$ is this frequency and $f_{VCO}$ is the starting VCO frequency, then:<br>$f_{LOW} \leq f_{VCO}$ ;<br>$RAMP\_LIMIT\_LOW = 2^{33} - 2^{24} \times (f_{VCO} - f_{LOW}) / f_{PD}$ |

**8.6.86 Register R85 (offset = 55h) [reset = 0000h]**
**图 123. Register R85**

|                       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15                    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP_LIMIT_LOW[31:16] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 93. Register R85 Field Descriptions**

| Bit    | Field                  | Type | Reset | Description                                                |
|--------|------------------------|------|-------|------------------------------------------------------------|
| 15 - 0 | RAMP_LIMIT_LOW [31:16] | R/W  | 0h    | Upper 16 bits of RAMP_LIMIT_LOW. See 表 92 for description. |

**8.6.87 Register R86 (offset = 56h) [reset = 0000h]**
**图 124. Register R86**

|                      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP_LIMIT_LOW[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h               |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 94. Register R86 Field Descriptions**

| Bit    | Field                | Type | Reset | Description                                                |
|--------|----------------------|------|-------|------------------------------------------------------------|
| 15 - 0 | RAMP_LIMIT_LOW[15:0] | R/W  | 0h    | Lower 16 bits of RAMP_LIMIT_LOW. See 表 92 for description. |

**8.6.88 Register R87 (offset = 57h) [reset = 0000h]**
**图 125. Register R87**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 95. Register R87 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.89 Register R88 (offset = 58h) [reset = 0000h]**
**图 126. Register R88**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 96. Register R88 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.90 Register R89 (offset = 59h) [reset = 0000h]**
**图 127. Register R89**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 97. Register R89 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.91 Register R90 (offset = 5Ah) [reset = 0000h]**
**図 128. Register R90**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 98. Register R90 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.92 Register R91 (offset = 5Bh) [reset = 0000h]**
**図 129. Register R91**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 99. Register R91 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.93 Register R92 (offset = 5Ch) [reset = 0000h]**
**図 130. Register R92**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 100. Register R92 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.94 Register R93 (offset = 5Dh) [reset = 0000h]**
**図 131. Register R93**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 101. Register R93 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.95 Register R94 (offset = 5Eh) [reset = 0000h]**
**图 132. Register R94**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 102. Register R94 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.96 Register R95 (offset = 5Fh) [reset = 0000h]**
**图 133. Register R95**

|        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 103. Register R95 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                         |
|--------|-------|------|-------|-----------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 0h    | Program 0h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

**8.6.97 Register R96 (offset = 60h) [reset = 0000h]**
**图 134. Register R96**

|               |                  |    |    |    |    |   |   |   |   |   |   |   |   |        |   |
|---------------|------------------|----|----|----|----|---|---|---|---|---|---|---|---|--------|---|
| 15            | 14               | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1      | 0 |
| RAMP_BURST_EN | RAMP_BURST_COUNT |    |    |    |    |   |   |   |   |   |   |   |   | 0      | 0 |
| R/W-0h        | R/W-0h           |    |    |    |    |   |   |   |   |   |   |   |   | R/W-0h |   |

**表 104. Register R96 Field Descriptions**

| Bit    | Field            | Type | Reset | Description                                                                                                                                                                                                                                            |
|--------|------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15     | RAMP_BURST_EN    | R/W  | 0h    | This enables ramp burst mode. In this mode, a number of ramps equal to RAMP_BURST_COUNT is sent out whenever RAMP_EN is set to 1. This is intended to produce a finite pattern of ramps, instead of a continuous pattern.<br>0: Disabled<br>1: Enabled |
| 14 - 2 | RAMP_BURST_COUNT | R/W  | 0h    | When RAMP_BURST_EN = 1, this sets the number of ramps that is sent out.                                                                                                                                                                                |
| 1 - 0  |                  | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                              |

**8.6.98 Register R97 (offset = 61h) [reset = 0000h]**
**图 135. Register R97**

|           |        |    |    |    |    |            |   |   |   |            |   |   |   |        |                    |
|-----------|--------|----|----|----|----|------------|---|---|---|------------|---|---|---|--------|--------------------|
| 15        | 14     | 13 | 12 | 11 | 10 | 9          | 8 | 7 | 6 | 5          | 4 | 3 | 2 | 1      | 0                  |
| RAMP0_RST | 0      | 0  | 0  | 0  |    | RAMP_TRIGB |   |   |   | RAMP_TRIGA |   |   |   | 0      | RAMP_BURST_TRIGGER |
| R/W-0h    | R/W-0h |    |    |    |    | R/W-0h     |   |   |   | R/W-0h     |   |   |   | R/W-0h | R/W-0h             |

**表 105. Register R97 Field Descriptions**

| Bit     | Field           | Type | Reset | Description                                                                                                                                                                                                                      |
|---------|-----------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15      | RAMP0_RST       | R/W  | 0h    | Resets RAMP0 at start of ramp to eliminate round-off errors. Applies to automatic ramping mode only.<br>0: Disabled<br>1: Reset                                                                                                  |
| 14 - 11 |                 | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                        |
| 10 - 7  | RAMP_TRIGB      | R/W  | 0h    | Definition of ramp trigger B.<br>0: Disabled<br>1: RampClk pin rising edge<br>2: RampDir pin rising edge<br>4: Always triggered<br>9: RampClk pin falling edge<br>10: RampDir pin falling edge<br>All other values are not used. |
| 6 - 3   | RAMP_TRIGA      | R/W  | 0h    | Definition of ramp trigger A. Options are same as RAMP_TRIGB.                                                                                                                                                                    |
| 2       |                 | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                        |
| 1 - 0   | RAMP_BURST_TRIG | R/W  | 0h    | Sets what triggers the next ramp in burst mode.<br>0: Ramp transition<br>1: Trigger A<br>2: Trigger B<br>3: Not used                                                                                                             |

### 8.6.99 Register R98 (offset = 62h) [reset = 0000h]

**图 136. Register R98**

|                  |    |    |    |    |    |   |   |   |   |   |   |   |   |        |           |
|------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|--------|-----------|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1      | 0         |
| RAMP0_INC[29:16] |    |    |    |    |    |   |   |   |   |   |   |   |   | 0      | RAMP0_DLY |
| R/W-0h           |    |    |    |    |    |   |   |   |   |   |   |   |   | R/W-0h | R/W-0h    |

**表 106. Register R98 Field Descriptions**

| Bit    | Field            | Type | Reset | Description                                                                                                                                                                                       |
|--------|------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 2 | RAMP0_INC[29:16] | R/W  | 0h    | Upper 14 bits of RAMP0_INC.<br>RAMP0_INC sets the 2's compliment of the number added to the fractional numerator on every ramp cycle.                                                             |
| 1      |                  | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                         |
| 0      | RAMP0_DLY        | R/W  | 0h    | When enabled, increases RAMP0 length by basing the ramp clock on two phase detector cycles instead of one.<br>0: Ramp clock = 1 f <sub>PD</sub> cycle<br>1: Ramp clock = 2 f <sub>PD</sub> cycles |

### 8.6.100 Register R99 (offset = 63h) [reset = 0000h]

**图 137. Register R99**

|                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP0_INC[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 107. Register R99 Field Descriptions**

| Bit    | Field           | Type | Reset | Description                                            |
|--------|-----------------|------|-------|--------------------------------------------------------|
| 15 - 0 | RAMP0_INC[15:0] | R/W  | 0h    | Lower 16 bits of RAMP0_INC. See 表 106 for description. |

**8.6.101 Register R100 (offset = 64h) [reset = 0000h]**
**图 138. Register R100**

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP0_LEN |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 108. Register R100 Field Descriptions**

| Bit    | Field     | Type | Reset | Description                                  |
|--------|-----------|------|-------|----------------------------------------------|
| 15 - 0 | RAMP0_LEN | R/W  | 0h    | Length of the ramp in phase detector cycles. |

**8.6.102 Register R101 (offset = 65h) [reset = 0000h]**
**图 139. Register R101**

|        |    |    |    |    |    |   |   |   |           |           |            |        |   |                 |   |
|--------|----|----|----|----|----|---|---|---|-----------|-----------|------------|--------|---|-----------------|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6         | 5         | 4          | 3      | 2 | 1               | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | RAMP1_DLY | RAMP1_RST | RAMP0_NEXT | 0      | 0 | RAMP0_NEXT_TRIG |   |
| R/W-0h |    |    |    |    |    |   |   |   | R/W-0h    | R/W-0h    | R/W-0h     | R/W-0h |   | R/W-0h          |   |

**表 109. Register R101 Field Descriptions**

| Bit    | Field           | Type | Reset | Description                                                                                                                                                                                       |
|--------|-----------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 7 |                 | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                         |
| 6      | RAMP1_DLY       | R/W  | 0h    | When enabled, increases RAMP1 length by basing the ramp clock on two phase detector cycles instead of one.<br>0: Ramp clock = 1 f <sub>PD</sub> cycle<br>1: Ramp clock = 2 f <sub>PD</sub> cycles |
| 5      | RAMP1_RST       | R/W  | 0h    | Resets RAMP1 at start of ramp to eliminate round-off errors. Applies to automatic ramping mode only.<br>0: Disabled<br>1: Reset                                                                   |
| 4      | RAMP0_NEXT      | R/W  | 0h    | Defines what ramp comes after RAMP0.<br>0: RAMP0<br>1: RAMP1                                                                                                                                      |
| 3 - 2  |                 | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                         |
| 1 - 0  | RAMP0_NEXT_TRIG | R/W  | 0h    | Defines what triggers the next ramp.<br>0: RAMP0_LEN timeout counter<br>1: Trigger A<br>2: Trigger B<br>3: Not used                                                                               |

**8.6.103 Register R102 (offset = 66h) [reset = 0000h]**
**图 140. Register R102**

|        |    |                  |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------|----|------------------|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15     | 14 | 13               | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0      | 0  | RAMP1_INC[29:16] |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h |    | R/W-0h           |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 110. Register R102 Field Descriptions**

| Bit     | Field            | Type | Reset | Description                                                                                                                           |
|---------|------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 14 |                  | R/W  | 0h    | Program 0h to this field.                                                                                                             |
| 13 - 0  | RAMP1_INC[29:16] | R/W  | 0h    | Upper 14 bits of RAMP1_INC.<br>RAMP1_INC sets the 2's compliment of the number added to the fractional numerator on every ramp cycle. |

### 8.6.104 Register R103 (offset = 67h) [reset = 0000h]

**图 141. Register R103**

|                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP1_INC[15:0] |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 111. Register R103 Field Descriptions**

| Bit    | Field           | Type | Reset | Description                                            |
|--------|-----------------|------|-------|--------------------------------------------------------|
| 15 - 0 | RAMP1_INC[15:0] | R/W  | 0h    | Lower 16 bits of RAMP1_INC. See 表 110 for description. |

### 8.6.105 Register R104 (offset = 68h) [reset = 0000h]

**图 142. Register R104**

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RAMP1_LEN |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 112. Register R104 Field Descriptions**

| Bit    | Field     | Type | Reset | Description                                  |
|--------|-----------|------|-------|----------------------------------------------|
| 15 - 0 | RAMP1_LEN | R/W  | 0h    | Length of the ramp in phase detector cycles. |

### 8.6.106 Register R105 (offset = 69h) [reset = 4440h]

**图 143. Register R105**

|              |    |    |    |    |    |   |   |   |   |             |            |        |   |                 |   |
|--------------|----|----|----|----|----|---|---|---|---|-------------|------------|--------|---|-----------------|---|
| 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5           | 4          | 3      | 2 | 1               | 0 |
| RAMP_DLY_CNT |    |    |    |    |    |   |   |   |   | RAMP_MANUAL | RAMP1_NEXT | 0      | 0 | RAMP1_NEXT_TRIG |   |
| R/W-111h     |    |    |    |    |    |   |   |   |   | R/W-0h      | R/W-0h     | R/W-0h |   | R/W-0h          |   |

**表 113. Register R105 Field Descriptions**

| Bit    | Field           | Type | Reset | Description                                                                                                                                                                                                                                                                    |
|--------|-----------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 6 | RAMP_DLY_CNT    | R/W  | 111h  | For ramping mode, RAMP_DLY_CNT and RAMP_SCALE_COUNT determine the minimum necessary time taken for VCO calibration during the ramp.<br>Min. VCOCal time = $(1 / f_{smc}) / (RAMP\_DLY\_CNT \times 2^{RAMP\_SCALE\_COUNT})$ , where $f_{smc} = f_{OSCin} / 2^{CAL\_CLK\_DIV}$ . |
| 5      | RAMP_MANUAL     | R/W  | 0h    | Selects the ramping mode.<br>0: Automatic ramping mode<br>1: Manual (Pin) ramping mode                                                                                                                                                                                         |
| 4      | RAMP1_NEXT      | R/W  | 0h    | Defines what ramp comes after RAMP1.<br>0: RAMP0<br>1: RAMP1                                                                                                                                                                                                                   |
| 3 - 2  |                 | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                      |
| 1 - 0  | RAMP1_NEXT_TRIG | R/W  | 0h    | Defines what triggers the next ramp.<br>0: RAMP1_LEN timeout counter<br>1: Trigger A<br>2: Trigger B<br>3: Not used                                                                                                                                                            |

### 8.6.107 Register R106 (offset = 6Ah) [reset = 0007h]

**图 144. Register R106**

|        |    |    |    |    |    |   |   |   |   |   |                       |        |                  |   |   |
|--------|----|----|----|----|----|---|---|---|---|---|-----------------------|--------|------------------|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4                     | 3      | 2                | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | RAMP_T<br>RIG_CA<br>L | 0      | RAMP_SCALE_COUNT |   |   |
| R/W-0h |    |    |    |    |    |   |   |   |   |   | R/W-0h                | R/W-0h | R/W-7h           |   |   |

**表 114. Register R106 Field Descriptions**

| Bit    | Field            | Type | Reset | Description                                                                                                                                                                                                                                                                                                              |
|--------|------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 5 |                  | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                                                                |
| 4      | RAMP_TRIG_CAL    | R/W  | 0h    | Enabling this bit causes VCO calibration to occur in automatic ramping mode at the beginning of each ramp.<br>0: Disabled<br>1: Enabled                                                                                                                                                                                  |
| 3      |                  | R/W  | 0h    | Program 0h to this field.                                                                                                                                                                                                                                                                                                |
| 2 - 0  | RAMP_SCALE_COUNT | R/W  | 7h    | For ramping mode, RAMP_DLY_CNT and RAMP_SCALE_COUNT determine the minimum necessary time taken for VCO calibration during the ramp.<br>Min. VCOcal time = $(1 / f_{\text{smc}}) / (\text{RAMP\_DLY\_CNT} \times 2^{\text{RAMP\_SCALE\_COUNT}})$ , where $f_{\text{smc}} = f_{\text{OSCin}} / 2^{\text{CAL\_CLK\_DIV}}$ . |

**8.6.108 Register R107 (offset = 6Bh) [reset = 0000h]**
**图 145. Register R107**

|      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 115. Register R107 Field Descriptions**

| Bit    | Field | Type | Reset | Description                |
|--------|-------|------|-------|----------------------------|
| 15 - 0 |       | R    | 0h    | Not used. (Read back only) |

**8.6.109 Register R108 (offset = 6Ch) [reset = 0000h]**
**图 146. Register R108**

|      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 116. Register R108 Field Descriptions**

| Bit    | Field | Type | Reset | Description                |
|--------|-------|------|-------|----------------------------|
| 15 - 0 |       | R    | 0h    | Not used. (Read back only) |

**8.6.110 Register R109 (offset = 6Dh) [reset = 0000h]**
**图 147. Register R109**

|      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 117. Register R109 Field Descriptions**

| Bit    | Field | Type | Reset | Description                |
|--------|-------|------|-------|----------------------------|
| 15 - 0 |       | R    | 0h    | Not used. (Read back only) |

**8.6.111 Register R110 (offset = 6Eh) [reset = 0000h]**
**图 148. Register R110**

|      |    |    |    |    |             |   |   |            |   |   |   |   |   |   |   |
|------|----|----|----|----|-------------|---|---|------------|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10          | 9 | 8 | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | rb_LD_VTUNE |   | 0 | rb_VCO_SEL |   |   | 0 | 0 | 0 | 0 | 0 |
| R-0h |    |    |    |    |             |   |   |            |   |   |   |   |   |   |   |

**表 118. Register R110 Field Descriptions**

| Bit    | Field       | Type | Reset | Description                                                                                                                              |
|--------|-------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------|
| 10 - 9 | rb_LD_VTUNE | R    | 0h    | Readback of Vtune lock detect.<br>0: Unlocked<br>1: Unlocked<br>2: Locked<br>3: Invalid                                                  |
| 7 - 5  | rb_VCO_SEL  | R    | 0h    | Reads back the actual VCO that the calibration has selected.<br>1: VCO1<br>2: VCO2<br>.....<br>6: VCO6<br>All other values are not used. |

**8.6.112 Register R111 (offset = 6Fh) [reset = 0000h]**
**图 149. Register R111**

|      |    |    |    |    |    |   |   |                |   |   |   |   |   |   |   |
|------|----|----|----|----|----|---|---|----------------|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | 0  | 0 | 0 | rb_VCO_CAPCTRL |   |   |   |   |   |   |   |
| R-0h |    |    |    |    |    |   |   |                |   |   |   |   |   |   |   |

**表 119. Register R111 Field Descriptions**

| Bit   | Field          | Type | Reset | Description                                                              |
|-------|----------------|------|-------|--------------------------------------------------------------------------|
| 7 - 0 | rb_VCO_CAPCTRL | R    | 0h    | Reads back the actual CAPCTRL value that the VCO calibration has chosen. |

**8.6.113 Register R112 (offset = 70h) [reset = 0000h]**
**图 150. Register R112**

|      |    |    |    |    |    |   |               |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|---|---------------|---|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8             | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | 0  | 0 | rb_VCO_DACSET |   |   |   |   |   |   |   |   |
| R-0h |    |    |    |    |    |   |               |   |   |   |   |   |   |   |   |

**表 120. Register R112 Field Descriptions**

| Bit   | Field         | Type | Reset | Description                                                             |
|-------|---------------|------|-------|-------------------------------------------------------------------------|
| 8 - 0 | rb_VCO_DACSET | R    | 0h    | Reads back the actual DACSET value that the VCO calibration has chosen. |

**8.6.114 Register R113 (offset = 71h) [reset = 0000h]**
**图 151. Register R113**

|      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0    | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R-0h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 121. Register R113 Field Descriptions**

| Bit    | Field | Type | Reset | Description                |
|--------|-------|------|-------|----------------------------|
| 15 - 0 |       | R    | 0h    | Not used. (Read back only) |

**8.6.115 Register R114 (offset = 72h) [reset = 7800h]**
**图 152. Register R114**

|        |    |    |    |    |        |   |        |   |               |                 |        |   |              |        |   |
|--------|----|----|----|----|--------|---|--------|---|---------------|-----------------|--------|---|--------------|--------|---|
| 15     | 14 | 13 | 12 | 11 | 10     | 9 | 8      | 7 | 6             | 5               | 4      | 3 | 2            | 1      | 0 |
| 0      | 1  | 1  | 1  | 1  | FSK_EN | 0 |        |   | FSK_SPI_LEVEL | FSK_SPI_DEV_SEL |        |   | FSK_MODE_SEL |        |   |
| R/W-Fh |    |    |    |    | R/W-0h |   | R/W-0h |   | R/W-0h        |                 | R/W-0h |   |              | R/W-0h |   |

**表 122. Register R114 Field Descriptions**

| Bit     | Field           | Type | Reset | Description                                                                                                                                                                      |
|---------|-----------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 - 11 |                 | R/W  | Fh    | Program Fh to this field.                                                                                                                                                        |
| 10      | FSK_EN          | R/W  | 0h    | Enables all FSK modes.<br>0: Disabled<br>1: Enabled                                                                                                                              |
| 9 - 7   |                 | R/W  | 0h    | Program 0h to this field.                                                                                                                                                        |
| 6 - 5   | FSK_SPI_LEVEL   | R/W  | 0h    | Defines the desired FSK level in FSK SPI mode. When this bit is zero, FSK operation in this mode is disabled even if FSK_EN = 1.<br>0: Disabled<br>1: 2FSK<br>2: 4FSK<br>3: 8FSK |
| 4 - 2   | FSK_SPI_DEV_SEL | R/W  | 0h    | In FSK SPI mode, these bits select one of the FSK deviations as defined in registers R116 - R123.<br>0: FSK_DEV0<br>1: FSK_DEV1<br>.....<br>7: FSK_DEV7                          |
| 1 - 0   | FSK_MODE_SEL    | R/W  | 0h    | Defines FSK mode.<br>0: Not used<br>1: Not used<br>2: FSK SPI<br>3: FSK SPI FAST                                                                                                 |

**8.6.116 Register R115 (offset = 73h) [reset = 0000h]**
**图 153. Register R115**

|        |    |    |    |    |    |        |   |               |   |   |        |   |   |   |   |
|--------|----|----|----|----|----|--------|---|---------------|---|---|--------|---|---|---|---|
| 15     | 14 | 13 | 12 | 11 | 10 | 9      | 8 | 7             | 6 | 5 | 4      | 3 | 2 | 1 | 0 |
| 0      | 0  | 0  | 0  | 0  | 0  | 0      | 0 | FSK_DEV_SCALE |   |   |        |   | 0 | 0 | 0 |
| R/W-0h |    |    |    |    |    | R/W-0h |   |               |   |   | R/W-0h |   |   |   |   |

**表 123. Register R115 Field Descriptions**

| Bit    | Field         | Type | Reset | Description                                                        |
|--------|---------------|------|-------|--------------------------------------------------------------------|
| 15 - 8 |               | R/W  | 0h    | Program 0h to this field.                                          |
| 7 - 3  | FSK_DEV_SCALE | R/W  | 0h    | The FSK deviation will be scaled by $2^{\text{FSK\_DEV\_SCALE}}$ . |
| 2 - 0  |               | R/W  | 0h    | Program 0h to this field.                                          |

**8.6.117 Register R116 (offset = 74h) [reset = 0000h]**
**图 154. Register R116**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 124. Register R116 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV0 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.118 Register R117 (offset = 75h) [reset = 0000h]**
**图 155. Register R117**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 125. Register R117 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV1 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.119 Register R118 (offset = 76h) [reset = 0000h]**
**図 156. Register R118**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV2 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 126. Register R118 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV2 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.120 Register R119 (offset = 77h) [reset = 0000h]**
**図 157. Register R119**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV3 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 127. Register R119 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV3 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.121 Register R120 (offset = 78h) [reset = 0000h]**
**図 158. Register R120**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV4 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 128. Register R120 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV4 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.122 Register R121 (offset = 79h) [reset = 0000h]**
**図 159. Register R121**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV5 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 129. Register R121 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV5 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.123 Register R122 (offset = 7Ah) [reset = 0000h]**
**图 160. Register R122**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV6 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 130. Register R122 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV6 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.124 Register R123 (offset = 7Bh) [reset = 0000h]**
**图 161. Register R123**

|          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_DEV7 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h   |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 131. Register R123 Field Descriptions**

| Bit    | Field    | Type | Reset | Description                                              |
|--------|----------|------|-------|----------------------------------------------------------|
| 15 - 0 | FSK_DEV7 | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI mode. |

**8.6.125 Register R124 (offset = 7Ch) [reset = 0000h]**
**图 162. Register R124**

|                  |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSK_SPI_FAST_DEV |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| R/W-0h           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 132. Register R124 Field Descriptions**

| Bit    | Field            | Type | Reset | Description                                                   |
|--------|------------------|------|-------|---------------------------------------------------------------|
| 15 - 0 | FSK_SPI_FAST_DEV | R/W  | 0h    | Defines the desired frequency deviation in FSK SPI FAST mode. |

**8.6.126 Register R125 (offset = 7Dh) [reset = 2288h]**
**图 163. Register R125**

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0         | 0  | 1  | 0  | 0  | 0  | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| R/W-2288h |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**表 133. Register R125 Field Descriptions**

| Bit    | Field | Type | Reset | Description                                                                                            |
|--------|-------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15 - 0 |       | R/W  | 2288h | Program 2288h to this field.<br>After programming R0 with RESET = 1, no need to program this register. |

## 9 Application and Implementation

### 注



Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information


#### 9.1.1 OSCin Configuration

OSCin supports single-ended and differential clock. Register R5 defines OSCin configuration.

**表 134. OSCin Configuration**

| OSCin TYPE            | SINGLE-ENDED CLOCK                                                                | DIFFERENTIAL CLOCK                                                                  |
|-----------------------|-----------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| Configuration Diagram |  |  |
| Register Setting      | IPBUF_TYPE = 1                                                                    | IPBUF_TYPE = 0<br>IPBUF_TERM = 1                                                    |

Single-ended and differential input clock definitions are shown in [図 164](#).



**図 164. Input Clock Definition**

#### 9.1.2 OSCin Slew Rate

The slew rate of the OSCin signal can have an impact on the spurs and phase noise of the LMX2572 if it is too low. In general, the best performance is for a high slew rate but a lower amplitude signal, such as LVDS.

#### 9.1.3 VCO Gain

The VCO gain varies between the six VCO cores and is the lowest at the lowest end of the band and highest at the highest end of each band. The typical VCO gain over each VCO core is listed in [表 135](#).

**表 135. VCO Gain**

| VCO CORE | f <sub>Min</sub> (MHz) | f <sub>Max</sub> (MHz) | K <sub>VCO</sub> Min (MHz/V) | K <sub>VCO</sub> Max (MHz/V) |
|----------|------------------------|------------------------|------------------------------|------------------------------|
| VCO1     | 3200                   | 3650                   | 32                           | 47                           |
| VCO2     | 3650                   | 4200                   | 35                           | 54                           |
| VCO3     | 4200                   | 4650                   | 47                           | 64                           |
| VCO4     | 4650                   | 5200                   | 50                           | 73                           |
| VCO5     | 5200                   | 5750                   | 61                           | 82                           |
| VCO6     | 5750                   | 6400                   | 57                           | 79                           |

For an arbitrary VCO frequency, the VCO gain can be estimated as 式 4:

$$K_{VCO} = K_{VCO\text{Min}} + (K_{VCO\text{Max}} - K_{VCO\text{Min}}) \times (f_{VCO} - f_{\text{Min}}) / (f_{\text{Max}} - f_{\text{Min}}) \quad (4)$$

#### 9.1.4 VCO Calibration

The purpose of VCO calibration is to find out: (1) the correct VCO core, (2) the best band within the core, and (3) the best VCO amplitude setting. The LMX2572 allows the user to assist the VCO calibration. In general, there are three kinds of assistance.

##### 9.1.4.1 Partial Assist

Upon every frequency change, before the FCAL\_EN bit is checked, the user provides a good estimate of the initial starting point for the VCO core (VCO\_SEL), band (VCO\_CAPCTRL\_STRT), and amplitude (VCO\_DACISSET\_STRT). To do the partial assist for the VCO calibration, follow this procedure:

1. Pick a VCO core that includes the desired VCO frequency. If at the boundary of two cores, choose based on phase noise or performance.
2. Use 式 5 to find the approximate band:

$$VCO\_CAPCTRL\_STRT = \text{Round}[C_{\text{Min}} - (f_{VCO} - f_{\text{Min}}) \times (C_{\text{Min}} - C_{\text{Max}}) / (f_{\text{Max}} - f_{\text{Min}})] \quad (5)$$

3. Use 式 6 to find the approximate amplitude setting.

$$VCO\_DACISSET\_STRT = \text{Round}[A_{\text{Min}} - (f_{VCO} - f_{\text{Min}}) \times (A_{\text{Min}} - A_{\text{Max}}) / (f_{\text{Max}} - f_{\text{Min}})] \quad (6)$$

**表 136. VCO Core Parametric**

| VCO CORE | f <sub>Min</sub> (MHz) | f <sub>Max</sub> (MHz) | C <sub>Min</sub> | C <sub>Max</sub> | A <sub>Min</sub> | A <sub>Max</sub> |
|----------|------------------------|------------------------|------------------|------------------|------------------|------------------|
| VCO1     | 3200                   | 3650                   | 131              | 19               | 138              | 137              |
| VCO2     | 3650                   | 4200                   | 143              | 25               | 162              | 142              |
| VCO3     | 4200                   | 4650                   | 135              | 34               | 126              | 114              |
| VCO4     | 4650                   | 5200                   | 136              | 25               | 195              | 172              |
| VCO5     | 5200                   | 5750                   | 133              | 20               | 190              | 163              |
| VCO6     | 5750                   | 6400                   | 151              | 27               | 256              | 204              |

##### 9.1.4.2 Close Frequency Assist

Upon initialization of the device, the user enables the QUICK\_RECAL\_EN bit. The next VCO calibration will use the current VCO core, band, and amplitude settings as the initial starting point. This approach is useful if the frequency change is small, say 50 MHz or so.



##### 9.1.4.3 Full Assist

The user forces the VCO core (VCO\_SEL), band (VCO\_CAPCTRL), and amplitude (VCO\_DACISSET) and manually sets the value. No VCO calibration will be performed. To force the set values, set VCO\_SEL\_FORCE, VCO\_CAPCTRL\_FORCE, and VCO\_DACISSET\_FORCE equal 1. First do a VCO calibration and then read back the values to obtain the set values.

#### 9.1.5 Output Buffer Control



##### 9.1.5.1 Output Power

The OUTA\_PWR and OUTB\_PWR registers can be used to control the output power of the output buffers. The change in output power becomes not obvious when these registers values are over 35.




### 9.1.5.2 Power-Up Response

Use the OUTx\_PD bits to power up or power down the output buffers. The RF output will vanish immediately when the buffer is powered down. However, it takes some tiny amount of time for it to power up. The response time is shorter if the output frequency is lower.



### 9.1.5.3 Unused Output Pin


Each output buffer has two differential pair pins. The buffer can be used as a single differential output or two single-ended outputs. If only one single-ended output is necessary, the unused pin cannot be left open. The pin should be terminated properly as shown in [FIG 169](#).



**FIG 169. Unused Output Buffer Differential Pin**

### 9.1.6 Application for SYNC

The requirements for SYNC depend on certain setup conditions. In cases where the SYNC is not timing critical, the setup can be done through software by toggling the VCO\_PHASE\_SYNC\_EN bit from 0 to 1. When the SYNC is timing critical, then setup must be done through the SYNC pin and the setup and hold times for the OSCin pin are critical.



✎ 170. SYNC Category

The procedure for using SYNC in different SYNC categories is shown in 表 137.


**表 137. Procedure for Using SYNC**

| CATEGORY | CHARACTERISTIC                                                                                                                                         | SETUP PROCEDURE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1a       | <ul style="list-style-type: none"> <li>• SYNC not required.</li> <li>• SYNC mode not required.</li> </ul>                                              | <ol style="list-style-type: none"> <li>1. Setup as usual.</li> <li>2. Program all the registers as usual. The phase relationship between OSCin and f<sub>OUT</sub> will always be deterministic.</li> </ol>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 1b       | <ul style="list-style-type: none"> <li>• SYNC not required.</li> <li>• SYNC mode required.</li> </ul>                                                  | <ol style="list-style-type: none"> <li>1. Set <math>N = N' / 2</math>, where <math>N'</math> is the normal N divider value.</li> <li>2. Program all the registers with R0 VCO_PHASE_SYNC_EN = 1.</li> </ol>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 2        | <ul style="list-style-type: none"> <li>• SYNC required.</li> <li>• SYNC timing not critical.</li> <li>• No limitation on f<sub>OSCin</sub>.</li> </ul> | <ol style="list-style-type: none"> <li>1. Setup as usual.</li> <li>2. Program all the registers as usual. The device is now locked.</li> <li>3. Program <math>N = N' / 2</math>, where <math>N'</math> is the normal (original) N divider value.</li> <li>4. Program R0 with VCO_PHASE_SYNC_EN = 1.</li> <li>5. Program <math>N = N'</math>.</li> <li>6. Program R0 with VCO_PHASE_SYNC_EN = 0.</li> <li>7. Alternatively, step 3 to 6 can be replaced by applying a SYNC signal (0 → 1 transition) to the SYNC pin and the timing on this is not critical.</li> </ol>                                                                                                                        |
| 3        | <ul style="list-style-type: none"> <li>• SYNC required.</li> <li>• SYNC timing critical.</li> <li>• f<sub>OSCin</sub> ≤ 100 MHz</li> </ul>             | <ol style="list-style-type: none"> <li>1. Ensure that the maximum f<sub>OSCin</sub> for SYNC is not violated and there are hardware accommodations to use the SYNC pin.</li> <li>2. If neither OUTA_MUX nor OUTB_MUX is equal to 0 (Channel divider output), program N divider as usual.</li> <li>3. If one of the OUTA_MUX or OUTB_MUX is equal to 1, set <math>N = N' / 2</math>, where <math>N'</math> is the normal N divider (integer + fraction) value.</li> <li>4. Program all the registers with R0 VCO_PHASE_SYNC_EN = 1.</li> <li>5. Apply a SYNC signal (0 → 1 transition) to the SYNC pin. The timing of the SYNC signal as shown in Timing Requirements must be obey.</li> </ol> |

Set these bits to drive the SYNC pin with a LVDS signal:

- Set INPIN\_FMT to 1 or 3 to enable LVDS input
- Set INPIN\_LVL to one of the options
- Set INPIN\_HYST, if necessary

The LVDS driver that is driving the SYNC pin should be configured as shown in 図 171:



Copyright © 2017, Texas Instruments Incorporated

**図 171. Driving SYNC Pin With Differential Signal**


## 9.1.7 Application for Ramp

### 9.1.7.1 Manual Ramping Mode

Manual ramping is enabled when the user sets RAMP\_EN = 1 and RAMP\_MANUAL = 1. In this mode, the ramp is clocked by the rising edges applied to the RampClk pin. The size of the frequency change is defined by RAMP0\_INC and RAMP1\_INC. If a LOW is seen at the RampDir pin on the rising edge of RampClk, the output frequency will be incremented by RAMP0\_INC. On the contrary, the output frequency will be incremented by RAMP1\_INC if a HIGH is captured. If a rising edge is seen on the RampClk pin while the VCO is calibrating, then this rising edge is ignored. The frequency for the RampClk must be limited to a frequency of 250 kHz or less, and the rising edge of the RampDir signal must be targeted to the falling edge of the RampClk pin. The necessary register fields for use in manual ramping mode are shown in 表 138.

**表 138. Manual Ramping Mode Programming**

| REGISTER FIELD                     | VALUE                                       | DESCRIPTION                                                                                                                                                                                                                                                                                                                            |
|------------------------------------|---------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RAMP_EN                            | 1 = Enable ramp                             | Set this bit to 1 to enable frequency ramping.                                                                                                                                                                                                                                                                                         |
| RAMP_MANUAL                        | 1 = Manual ramping mode                     | To select manual ramping mode, set this bit to 1.                                                                                                                                                                                                                                                                                      |
| RAMP_LIMIT_HIGH                    | Greater than the highest VCO ramp frequency | This sets the upper ramp limit that the ramp cannot go above. Suppose $f_{High}$ is this frequency and $f_{Start}$ is the starting VCO ramp frequency, then, for $f_{High} > f_{Start}$ ,<br>$RAMP\_LIMIT\_HIGH = 2^{24} \times (f_{High} - f_{Start}) / f_{PD}$                                                                       |
| RAMP_LIMIT_LOW                     | Smaller than the lowest VCO ramp frequency  | This sets the lower ramp limit that the ramp cannot go below. Suppose $f_{Low}$ is this frequency and $f_{Start}$ is the starting VCO ramp frequency, then, for $f_{Start} > f_{Low}$ ,<br>$RAMP\_LIMIT\_LOW = 2^{33} - 2^{24} \times (f_{Start} - f_{Low}) / f_{PD}$                                                                  |
| RAMP0_INC<br>RAMP1_INC             | Equal to the ramp size                      | Suppose the ramp size is $\Delta f$ , then<br>$RAMPx\_INC = (\Delta f / f_{PD}) \times 2^{24} \text{ or } = 2^{30} - (\Delta f / f_{PD}) \times 2^{24} \text{ if } \Delta f \text{ is a negative number.}$                                                                                                                             |
| RAMP_THRESH                        | Suggest less than 50 MHz                    | If the amount of frequency ramp exceeds this threshold, a VCO calibration will be initiated. For example, if the ramp size is 50 MHz while this threshold is 30 MHz, then VCO calibration will be executed every time it ramps. Suppose the threshold frequency is $f_{TH}$ , then<br>$RAMP\_THRESH = (f_{TH} / f_{PD}) \times 2^{24}$ |
| RAMP_TRIGA<br>RAMP_TRIGB           | 1 = RampClk rising edge trigger             | In manual ramping mode, the ramp is triggered by the rising edges applied to the RampClk pin. Either RAMP_TRIGA or RAMP_TRIGB can be selected as the trigger source for the next ramp.                                                                                                                                                 |
| RAMP0_NEXT_TRIG<br>RAMP1_NEXT_TRIG | Equal to the selected RAMP_TRIGx            | These fields define what triggers the next ramp. They must be set to the same trigger source selected above.                                                                                                                                                                                                                           |



**图 172. Manual Ramp Waveform**

### 9.1.7.2 Automatic Ramping Mode

Automatic ramping mode is enabled when RAMP\_EN = 1 with RAMP\_MANUAL = 0. In this mode, there are two ramps profiles that one can use to set the length and frequency change. In addition to this, there are ramp limits that can be used to create more complicated waveforms. The output frequency will ramp once on each phase detector cycle.

Automatic ramping can really be divided into two classes depending on whether the VCO must calibrate in the middle of the ramping or not. If the VCO can go the entire range without calibrating, this is calibration-free ramping. Note that this range is less at hot temperatures and less for lower frequency VCOs. This range is not ensured, so margin must be built into the design.

For ramping that are not calibration free, the ramp waveform is more like a staircase ramp.

**表 139. Automatic Ramping Mode Programming**

| REGISTER FIELD                     | VALUE                                       | DESCRIPTION                                                                                                                                                                                                                                                                                                                                          |
|------------------------------------|---------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RAMP_EN                            | 1 = Enable ramp                             | Set this bit to 1 to enable frequency ramping.                                                                                                                                                                                                                                                                                                       |
| RAMP_MANUAL                        | 0 = Automatic ramping mode                  | To select automatic ramping mode, set this bit to 0.                                                                                                                                                                                                                                                                                                 |
| RAMP_LIMIT_HIGH                    | Greater than the highest VCO ramp frequency | This sets the upper ramp limit that the ramp cannot go above. Suppose $f_{High}$ is this frequency and $f_{Start}$ is the starting VCO ramp frequency, then, for $f_{High} > f_{Start}$ ,<br>$RAMP\_LIMIT\_HIGH = 2^{24} \times (f_{High} - f_{Start}) / f_{PD}$                                                                                     |
| RAMP_LIMIT_LOW                     | Smaller than the lowest VCO ramp frequency  | This sets the lower ramp limit that the ramp cannot go below. Suppose $f_{Low}$ is this frequency and $f_{Start}$ is the lowest VCO ramp frequency, then, for $f_{Start} > f_{Low}$ ,<br>$RAMP\_LIMIT\_LOW = 2^{33} - 2^{24} \times (f_{Start} - f_{Low}) / f_{PD}$                                                                                  |
| RAMP0_INC<br>RAMP1_INC             | Equal to the ramp size                      | Suppose the ramp size is $\Delta f$ , then<br>$RAMPx\_INC = (\Delta f / f_{PD}) \times 2^{24} \text{ or } = 2^{30} - (\Delta f / f_{PD}) \times 2^{24} \text{ if } \Delta f \text{ is a negative number.}$                                                                                                                                           |
| RAMP_THRESH                        | Suggest less than 50 MHz                    | If the amount of frequency ramp exceed this threshold, a VCO calibration will be initiated. For example, if the ramp size is 15 MHz while this threshold is 20 MHz, then VCO calibration will be executed every two ramps. Suppose the threshold frequency is $f_{TH}$ , then<br>$RAMP\_THRESH = (f_{TH} / f_{PD}) \times 2^{24}$                    |
| RAMP0_LEN<br>RAMP1_LEN             | 0 to $2^{16}$                               | Set the number of ramp required in each ramp profile. Maximum value is $2^{16}$ . If this number is exceeded, enable the RAMPx_DLY bit or reduce the phase detector frequency.<br>$RAMPx\_LEN = \text{Ramp duration of a ramp profile} \times f_{PD}$                                                                                                |
| RAMP0_DLY<br>RAMP1_DLY             | 0 or 1                                      | If this bit is set to 1, the output frequency will ramp every two $f_{PD}$ cycles.                                                                                                                                                                                                                                                                   |
| RAMP0_NEXT<br>RAMP1_NEXT           | Equal to the next ramp                      | Set the next ramping profile when the present profile is finished.                                                                                                                                                                                                                                                                                   |
| RAMP0_NEXT_TRIG<br>RAMP1_NEXT_TRIG | 0 = RAMP_LENx time out counter              | Set these bits to 0 in order to start the next ramp immediately after the previous ramp.                                                                                                                                                                                                                                                             |
| RAMP0_RST<br>RAMP1_RST             | 0 or 1                                      | If the stop frequency of the present ramp profile is different from the start frequency of the next ramp profile, set this bit to 1.                                                                                                                                                                                                                 |
| RAMP_SCALE_COUNT<br>RAMP_DLY_CNT   | Suggest a minimum pause time of 50 $\mu s$  | These two register fields set the minimum pause time when RAMP_THRESH is hit. This pause time must be sufficient to allow the VCO to complete a calibration, otherwise it will be overwritten by the actual VCO calibration time.<br>$\text{Minimum pause time} = RAMP\_DLY\_CNT \times 2^{RAMP\_SCALE\_COUNT} \times 2^{CAL\_CLK\_DIV} / f_{OSCin}$ |




图 173. Auto Ramp Waveform

### 9.1.8 Application for SYSREF

SYSREF consists of multiple dividers and a delay circuitry. The dividers include two fixed value dividers, a Pre-SR divider (SYSREF\_DIV\_PRE), and a Post-SR divider (SYSREF\_DIV).




图 174. SYSREF

SYSREF output frequency,  $f_{\text{SYSREF}}$ , is calculated by 式 7:

$$f_{\text{SYSREF}} = f_{\text{VCO}} / (4 \times \text{SYSREF\_DIV\_PRE} \times \text{SYSREF\_DIV}) \quad (7)$$

The delay circuitry is consist of 4 counters (JESD\_DAC1\_CTRL, JESD\_DAC2\_CTRL, JESD\_DAC3\_CTRL, and JESD\_DAC4\_CTRL). Altogether, there are 200 useful programmable steps and each step is approximately a 5 ps (Pre-SR divider = 2) or 10 ps (Pre-SR divider = 4) delay. The values of the counters must be set in accordance to 表 140.

表 140. SYSREF Delay Step

| DELAY STEP NUMBER | JESD_DAC1_CTRL | JESD_DAC2_CTRL | JESD_DAC3_CTRL | JESD_DAC4_CTRL |
|-------------------|----------------|----------------|----------------|----------------|
| 0                 | 36             | 27             | 0              | 0              |
| ...               |                |                |                |                |
| 36                | 0              | 63             | 0              | 0              |
| 37                | 0              | 62             | 1              | 0              |
| ...               |                |                |                |                |
| 99                | 0              | 0              | 63             | 0              |
| 100               | 0              | 0              | 62             | 1              |
| ...               |                |                |                |                |
| 162               | 0              | 0              | 0              | 63             |
| 163               | 1              | 0              | 0              | 62             |
| ...               |                |                |                |                |
| 200               | 38             | 0              | 0              | 25             |
| > 200             | Invalid        | Invalid        | Invalid        | Invalid        |

表 141 summarizes the usage boundaries of all functional blocks in SYSREF.

表 141. SYSREF Boundaries

| PARAMETER                             | VALUE                                           | NOTES                                  |
|---------------------------------------|-------------------------------------------------|----------------------------------------|
| Pre-SR divider                        | 1 (Bypassed), 2, 4                              |                                        |
| Post-SR divider                       | 4, 6, 8, 10, ..., 4096, 4098                    | Input frequency range: 400 to 2300 MHz |
| Number of SYSREF pulse in Pulsed mode | 1, 2, 3, ..., 14, 15                            |                                        |
| Number of delay step                  | 0 (No additional delay), 1, 2, 3, ..., 199, 200 |                                        |


Since SYSREF operation requires enabling the VCO\_PHASE\_SYNC\_EN bit, during programming, set  $N = N' / 2$ , where  $N'$  is the normal  $N$  divider value.

#### 9.1.8.1 Driving SysRefReq Pin With Differential Signal

By default, the SysRefReq pin is configured as CMOS type input.  $V_{IO}$  and  $V_{IH}$  as shown in the Electrical Specifications apply. In Repeater mode (SYSREF\_REPEAT = 1), there is an option to program this pin to support LVDS input signal.

- Set INPIN\_FMT to 2 or 3 to enable LVDS input
- Set INPIN\_LVL to one of the options
- Set INPIN\_HYST if necessary

The LVDS driver that is driving the SysRefReq pin should be configured like 图 175:



Copyright © 2017, Texas Instruments Incorporated

图 175. Driving SysRefReq Pin With Differential Signal

#### 9.1.8.2 SYSREF Output

The SYSREF output comes in differential format through RFoutB. The common mode output voltage of this driver is between 1.9 V to 2.3 V. If DC-coupling to the receiving device is not possible, there are two strategies for AC-coupling.

1. Send a series of pulses to establish a DC-bias level across the AC-coupling capacitor.
2. Establish a bias voltage at the receiving device that is below the threshold voltage by using a resistive divider.

#### 9.1.9 Application for FSK

In fractional mode, the finest delta frequency difference between two programmable output frequencies is equal to 式 8:

$$f_1 - f_2 = \Delta f_{\min} = f_{PD} \times \{[(PLL\_N + 1) / PLL\_DEN] - (PLL\_N / PLL\_DEN)\} = f_{PD} / PLL\_DEN \quad (8)$$

In other words, when the fractional numerator is incremented by 1 (one step), the output frequency will change by  $\Delta f_{\min}$ . A two steps increment will therefore change the frequency by  $2 \times \Delta f_{\min}$ .

In FSK operation, the instantaneous carrier frequency is kept changing among some pre-defined frequencies. In general, the instantaneous carrier frequency is defined as a certain frequency deviation from the nominal carrier frequency. The frequency deviation could be positive and negative.




图 176. General FSK Definition

式 9 和 式 10 define the number of steps required for the desired frequency deviation with respect to the nominal carrier frequency output. Assume  $\Delta f_{DEV}$  is the frequency deviation,

$$\text{For positive deviation, FSK step} = \text{Round}[(\Delta f_{DEV} \times \text{PLL\_DEN} \times \text{CHDIV}) / (f_{PD} \times 2^{\text{FSK\_DEV\_SCALE}})] \quad (9)$$

$$\text{For negative deviation, FSK step} = 2^{16} - \text{the positive deviation, FSK step answer} \quad (10)$$

In FSK SPI mode, registers R116 – R123 are used to store the desired FSK steps as defined in 式 9 和 式 10. The order of the registers, 0 to 7, depends on the application system. A typical 4FSK definition is shown in 图 177. In this case, the FSK\_DEV0 and FSK\_DEV1 are calculated using 式 9, while the FSK\_DEV2 and FSK\_DEV3 are calculated using 式 10.




图 177. Typical 4FSK Definition

FSK SPI mode assumes the user knows which symbol to send. The user can directly write to FSK\_SPI\_DEV\_SEL to select the desired frequency deviation. For example, to enable the device to support 4FSK modulation in FSK SPI mode, set:

- FSK\_MODE\_SEL = 2 (FSK SPI)
- FSK\_SPI\_LEVEL = 2 (4FSK)
- FSK\_EN = 1

表 142. FSK SPI Mode Example

| DESIRED SYMBOL | WRITE REGISTER FSK_SPI_DEV_SEL | REGISTER SELECTED |
|----------------|--------------------------------|-------------------|
| 10             | 2                              | FSK_DEV2          |
| 11             | 3                              | FSK_DEV3          |
| 10             | 2                              | FSK_DEV2          |
| 11             | 3                              | FSK_DEV3          |
| 01             | 1                              | FSK_DEV1          |
| 00             | 0                              | FSK_DEV0          |
| ...            | ...                            | ...               |

FSK SPI mode supports up to eight levels of FSK. To support an arbitrary-level FSK, use FSK SPI FAST mode. Constructing pulse-shaping FSK modulation by over-sampling the FSK modulation waveform is one of the used cases of this mode.

Analog-FM modulation can also be produced in this mode. For example, with a 1-kHz sine wave modulation signal with peak frequency deviation of  $\pm 2$  kHz, the signal can be oversampled, say 10 times. Each sample point corresponding to a scaled frequency deviation.




图 178. Oversampling Modulation Signal

In FSK SPI FAST mode, write the desired FSK steps directly to FSK\_SPI\_FAST\_DEV. To enable this mode, set:

- FSK\_MODE\_SEL = 3 (FSK SPI FAST)
- FSK\_EN = 1

表 143. FSK SPI FAST Mode Example

| TIME           | FREQUENCY DEVIATION (Hz) | CORRESPONDING FSK STEPS <sup>(1)</sup> | WRITE TO FSK_SPI_FAST_DEV |
|----------------|--------------------------|----------------------------------------|---------------------------|
| t <sub>0</sub> | 618.034                  | 396                                    | 396                       |
| t <sub>1</sub> | 1618.034                 | 1036                                   | 1036                      |
| t <sub>2</sub> | 2000                     | 1280                                   | 1280                      |
| ...            | ...                      | ...                                    | ...                       |
| t <sub>6</sub> | -1618.034                | 64500                                  | 64500                     |
| t <sub>7</sub> | -2000                    | 64256                                  | 64256                     |
| ...            | ...                      | ...                                    | ...                       |

(1)  $f_{VCO} = 3840$  MHz,  $f_{OUT} = 480$  MHz,  $f_{PD} = 100$  MHz, CHDIV = 8, PLL\_DEN = 8000000, FSK\_DEV\_SCALE = 0.

Block Programming is possible with FSK SPI FAST mode programming as long as ADD\_HOLD = 1, which will freeze the register address after the first register write. The same programming sequent as shown in 图 37 applies.

#### 9.1.10 Unused Pins

TI recommends to pull these pins low if they are not used:

- Pin 5, SYNC
- Pin 28, SysRefReq
- Pin 30, RampClk
- Pin 32, RampDir

### 9.1.11 External Loop Filter

The LMX2572 requires an external loop filter that is application-specific and can be configured by [PLLatinum Sim](#). For the LMX2572, it matters what impedance is seen from the Vtune pin looking outwards. This impedance is dominated by the component C3 for a third order filter or C1 for a second order filter. If there is at least 1.5 nF for the capacitance that is shunt with this pin, the VCO phase noise will be close to the best it can be. If there is less, the VCO phase noise in the 100-kHz to 1-MHz region will degrade. This capacitor should be placed close to the Vtune pin.




图 179. External Loop Filter

### 9.1.12 Power-Up, Wake-Up Time

When the device comes out of the powered-down state, either by resuming the POWERDOWN bit to zero or by pulling back CE pin HIGH (if it was powered down by CE pin), it takes time for the device to acquire lock again. This wake-up time depends on LDO\_DLY setting, loop bandwidth, and the state machine clock frequency ( $= f_{\text{OSCIN}} / 2^{\text{CAL\_CLK\_DIV}}$ ). If the loop bandwidth is greater than 20 kHz, the wake-up time could be adjusted to less than 1.5 ms with the LDO\_DLY setting listed in [表 144](#).

表 144. LDO\_DLY Setting

| STATE MACHINE CLOCK<br>FREQUENCY              | LDO_DLY |
|-----------------------------------------------|---------|
| $130 \text{ MHz} \leq f \leq 200 \text{ MHz}$ | 8       |
| $80 \text{ MHz} \leq f < 130 \text{ MHz}$     | 5       |
| $50 \text{ MHz} \leq f < 80 \text{ MHz}$      | 3       |
| $30 \text{ MHz} \leq f < 50 \text{ MHz}$      | 2       |
| $f < 30 \text{ MHz}$                          | 1       |

## 9.2 Typical Application

This application example demonstrates how to set up the LMX2572 in FSK SPI FAST mode to synthesize 4-level GFSK modulation.




图 180. Application Example Schematic

### 9.2.1 Design Requirements

表 145 lists the design parameters for this example.

表 145. Design Parameters

| PARAMETER                 | EXAMPLE VALUE       |
|---------------------------|---------------------|
| OSCin frequency           | 100 MHz             |
| RFout frequency           | 490 MHz             |
| 4FSK modulation baud rate | 125 kSps            |
| BT of Gaussian filter     | 0.4                 |
| FSK frequency deviation   | ±17 kHz and ±51 kHz |
| Fractional denominator    | 8000000             |

### 9.2.2 Detailed Design Procedure

First, determine all the elementary blocks of a synthesizer.




图 181. Application Example Frequency Plan


Then, program these registers to make LMX2572 locks to the target output frequency:

- OSC\_2X = 0
- PLL\_R\_PRE = 1
- MULT = 1
- PLL\_R = 1
- PLL\_N[18:16] = 0; PLL\_N[15:0] = 39
- PLL\_NUM[31:16] = 24; PLL\_NUM[15:0] = 27136
- PLL\_DEN[31:16] = 122; PLL\_DEN[15:0] = 4680
- CHDIV = 8

Then program these registers to enable FSK SPI FAST mode:


- FSK\_MODE\_SEL = 3
- FSK\_DEV\_SCALE = 1
- FSK\_EN = 1

A Matlab script is then developed to generate the necessary codes that will be used to continuously bit-stream the LMX2572. These codes are uploaded to the data generator DG2020, which will generate the SPI data to *modulate* the LMX2572.




✎ 182. Application Example Test Setup

### 9.2.3 Application Curves



✎ 183. Gaussian 4FSK Modulated Spectrum



✎ 184. Gaussian 4FSK Modulation Quality

### 9.3 Do's and Don'ts

- RFout output buffers do not need an external pullup. An AC-couple to the load is good enough.
- The last shunt capacitor of the loop filter should be placed close to the Vtune pin.





图 185. Do's and Don'ts


## 10 Power Supply Recommendations

TI recommends placing a 100-nF capacitor close to each of the power supply pins. If fractional spurs are a large concern, use a ferrite bead to each of these power supply pins to reduce spurs to a small degree. This device has integrated LDOs, which improves the resistance to power supply noise. [Figure 186](#) is a typical application example.


This device can be powered by an external DC/DC buck converter, such as the TPS62150. Note that although Rtps1 and Rtps2 are 1.5  $\Omega$  in the schematic, they could be potentially replaced with a larger resistor value or inductor value for better power supply filtering. Alternatively, the use of a larger capacitance value for C2 and C4 could also result in better power supply filtering.



**Figure 186. Power Supply With a DC/DC Converter**



**Figure 187. Phase Noise With LDO Power Supply**



**Figure 188. Phase Noise With DC/DC Power Supply**

The power consumption of LMX2572 depends on its configuration. The data as shown in the Electrical Characteristics table represent the current consumption at some specific conditions. It is possible to get a smaller or higher current consumption than what is specified in the data sheet. To get a rough estimation on current consumption at a particular configuration, use [TICS Pro](#).


## 11 Layout

### 11.1 Layout Guidelines

In general, the layout guidelines are similar to most other PLL devices. Here are some specific guidelines:

- GND pins may be routed on the package back to the DAP.
- The OSCin pins are internally biased and must be AC-coupled.
- The RampClk, RampDir, and SysRefReq can be grounded to the DAP if not used.
- Get a loop filter capacitor as close to the Vtune pin as possible to this. This may mean separating it from the rest of the loop filter.
- If a single-ended output is necessary, the other side must have the same loading. However, the routing for the used side can be optimized by routing the complementary side through a via to the other side of the board. On this side, make the load look equivalent to the side that is used.
- Ensure the DAP on the device is well-grounded with many vias, preferably copper filled.
- Have a thermal pad that is as large as the exposed pad. Add vias to the thermal pad to maximize thermal performance.
- Use a low loss dielectric material, such as Rogers 4003, for optimal output power.

### 11.2 Layout Example



189. Layout Example

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 開発サポート

テキサス・インスツルメンツは、開発を支援するためのソフトウェア・ツールを[www.ti.com](http://www.ti.com)で提供しています。提供している主なツールは次のとおりです。

- ループ・フィルタの設計や、位相ノイズとスプリアスのシミュレーションを行う **PLLatinum Sim** プログラム
- デバイスのプログラム方法を理解し、EVM ボードをプログラムするための **TICS Pro** ソフトウェア

### 12.2 ドキュメントのサポート

#### 12.2.1 関連資料

関連資料については、以下を参照してください。

- 『**TPS6215x 3V~17V、1A、DCS-Control 搭載降圧型コンバータ**』(SLVSAL5)
- 『**AN-1879 フラクショナルN周波数合成**』(SNAA062)
- 『**LMX2571 での周波数シフト・キーイング**』(SNAA309)
- 『**PLL の性能、シミュレーション、および設計ハンドブック**』(SNAA106)
- 『**LMX2572EVM ユーザー・ガイド**』(SNAU217)

### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com) のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ オンライン・コミュニティ** *TI の E2E ( Engineer-to-Engineer ) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.com では、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TI の設計サポート* 役に立つ E2E フォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.5 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.6 静電気放電に関する注意事項



すべての集積回路は、適切な ESD 保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 12.7 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

| Orderable part number       | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">LMX2572RHAR</a> | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | LMX2572             |
| LMX2572RHAR.B               | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | LMX2572             |
| <a href="#">LMX2572RHAT</a> | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | LMX2572             |
| LMX2572RHAT.B               | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | LMX2572             |
| LMX2572RHATG4               | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | LMX2572             |
| LMX2572RHATG4.B             | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | LMX2572             |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMX2572RHAR   | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.5     | 12.0    | 16.0   | Q1            |
| LMX2572RHAT   | VQFN         | RHA             | 40   | 250  | 178.0              | 16.4               | 6.3     | 6.3     | 1.5     | 12.0    | 16.0   | Q1            |
| LMX2572RHATG4 | VQFN         | RHA             | 40   | 250  | 178.0              | 16.4               | 6.3     | 6.3     | 1.5     | 12.0    | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMX2572RHAR   | VQFN         | RHA             | 40   | 2500 | 356.0       | 356.0      | 36.0        |
| LMX2572RHAT   | VQFN         | RHA             | 40   | 250  | 208.0       | 191.0      | 35.0        |
| LMX2572RHATG4 | VQFN         | RHA             | 40   | 250  | 208.0       | 191.0      | 35.0        |

## GENERIC PACKAGE VIEW


**RHA 40**

**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RHA0040H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:12X



SOLDER MASK DETAILS

4219055/B 08/22/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHA0040H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:  
70% PRINTED SOLDER COVERAGE BY AREA  
SCALE:15X

4219055/B 08/22/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated