

# LMV331 シングル、LMV393 デュアル、LMV339 クワッド汎用低電圧コンパレー 夕

## 1 特長

- 2.7V、5V の性能
- 低い電源電流
  - LMV331 26µA (標準値)
  - LMV393 50µA (標準値)
  - LMV339 100µA (標準値)
- グランドを含む入力同相電圧範囲
- 低い出力飽和電圧: 150mV (標準値)
- 柔軟性が高いオープンコレクタ出力

## 2 アプリケーション

- ロボット掃除機
- サーバー PSU
- コードレス電動工具
- 電化製品
- ビル オートメーション
- ファクトリ オートメーション / 制御

### 3 説明


LMV393 および LMV339 デバイスは、デュアルおよびク ワッド コンパレータである LM393 および LM339 の低電 圧  $(2.7V \sim 5.5V)$  バージョンであり、 $5V \sim 30V$  で動作し ます。LMV331 はシングル コンパレータ バージョンです。

LMV331、LMV339、LMV393 は、低電圧動作、低消費 電力、省スペースが回路設計の主要な仕様であるポータ ブル コンシューマ製品アプリケーションに適した最もコスト 効率の優れたデバイスです。これらのデバイスは、使い慣 れた LM339 および LM393 デバイスと同等またはそれら を上回る仕様を、何分の 1 かの消費電流で実現していま

### 製品情報

部品番号	パッケージ (ピン) <sup>(1)</sup>	本体サイズ (公称) <sup>(2)</sup>
1.841/000	SOIC (14)	3.91mm × 8.65mm
LMV339  (クワッド)	TSSOP (14)	4.40mm × 5.00mm
(>>>1)	X2QFN (14)	2.00mm × 2.00 mm
LMV393	SOIC (8)	3.91mm × 4.90mm
(デュアル)	TSSOP (8)	3.00mm × 4.40mm
LMV331	SC-70 (5)	1.25 mm × 2.00mm
(シングル)	SOT-23 (5)	1.60 mm × 2.90mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます






## **Table of Contents**

1 特長 1	6.3 Feature Description	9
2アプリケーション1		9
3 説明		10
4 Pin Configuration and Functions	7.1 Application Information	
5 Specifications4	70 T : 10 !! !!	10
5.1 Absolute Maximum Ratings4		12
5.2 ESD Ratings4	0.1	12
5.3 Recommended Operating Conditions4	0.4.1	12
5.4 Thermal Information4		12
5.5 Electrical Characteristics, V <sub>CC+</sub> = 2.7V	40 D	13
5.6 Switching Characteristics, $V_{CC+} = 2.7V_{CC+} = 2$		13
5.7 Electrical Characteristics, $V_{CC+} = 5V$		13
5.8 Switching Characteristics, V <sub>CC+</sub> = 5V		13
5.9 Typical Characteristics		13
6 Detailed Description		
6.1 Overview	·	
6.2 Functional Block Diagram	and the second s	15

English Data Sheet: SLCS136



## 4 Pin Configuration and Functions






表 4-1. Pin Functions

PIN						
	LMV331	LMV393	LM	V339	TYPE	DESCRIPTION
NAME	DBV, DCK	D, DGK , PW	D, PW	RUC		5-33 A. 113 A
1IN-, 2IN-, 3IN-, 4IN-	3	2, 6	4, 6, 8, 10	3, 5, 7, 9	I	Comparator negative input pin
1IN+ , 2IN+, 3IN+, 4IN+	1	3, 5	5, 7, 9, 11	4, 6, 8, 10	I	Comparator positive input pin
GND	2	4	12	11	I	Ground
10UT, 20UT, 30UT, 40UT	4	1, 7	2, 1, 14, 13	1, 14, 13, 12	0	Comparator output pin
V <sub>CC+</sub>	5	8	3	2	I	Supply Pin



## **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	V <sub>CC</sub> Supply voltage <sup>(2)</sup>				V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>				V
VI	Input voltage range (either input)			V <sub>CC+</sub>	V
	Duration of output short circuit (one amplifier) to ground <sup>(4)</sup> At or below $T_A = 25^{\circ}C$ , $V_{CC} \le 5.5V$		Unlimited		
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range			150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under セクション 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage (single-supply operation)	2.7	5.5	V
V <sub>OUT</sub>	Output voltage		V <sub>CC+</sub> + 0.3	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

### **5.4 Thermal Information**

			LMV339			LM\	/393		LM	<b>V</b> 331	
TH	ERMAL METRIC(1)	D	PW	RUC	D	DDU	DGK	PW	DBV	DCK	UNIT
			14 PINS	'		8 P	INS	<u>'</u>	5 P	INS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	136	155	216	168	210	216	222	224	238	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	_	_	51.3	_	_	_	_	_	_	
R <sub>θJB</sub>	Junction-to-board thermal resistance	_	_	59.0	_	_	_	_	_	_	°C/W
ΤιΨ	Junction-to-top characterization parameter	_	_	1.2	_	_	_	_	_	_	
ΨЈВ	Junction-to-board characterization parameter	_	_	59.0	_	_	_	_	_	_	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

All voltage values (except differential voltages and V<sub>CC</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND.

<sup>(3)</sup> Differential voltages are at IN+ with respect to IN-.

<sup>(4)</sup> Short circuits from outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



## 5.5 Electrical Characteristics, $V_{CC+} = 2.7V$

 $V_{CC+}$  = 2.7V, GND = 0V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage		25°C	+0.5	7	mV
α <sub>VIO</sub>	Average temperature coefficient of input offset voltage		–40°C to 125°C	5		μV/°C
			25°C	0.005	250	
I <sub>IB</sub>	Input bias current		–40°C to 125°C		400	nA
			25°C	0.001	50	
I <sub>IO</sub>	Input offset current		-40°C to 125°C		150	150 nA
Io	Output current (sinking)	V <sub>O</sub> ≤ 1.5V	25°C	5 23		mA
			25°C	0.003		
	Output Leakage Current		-40°C to 125°C		1	μΑ
V <sub>ICR</sub>	Common-mode input voltage range		25°C	-0.1 to 2		V
V <sub>SAT</sub>	Saturation voltage	I <sub>O</sub> ≤ 1.5mA	25°C	150		mV
		LMV331	25°C	26	100	
I <sub>CC</sub>	Supply current	LMV393 (both comparators)	25°C	50	140	μΑ
		LMV339 (all four comparators)	25°C	100	200	

## 5.6 Switching Characteristics, V<sub>CC+</sub> = 2.7V

 $T_A$  = 25°C,  $V_{CC+}$  = 2.7V,  $R_L$  = 5.1k $\Omega$ , GND = 0V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TYP	UNIT
Propagation delay high to low level output		Input overdrive = 10mV	1000	ns
t <sub>PHL</sub> switching	Input overdrive = 100mV	350	115	
Propagation delay low to high level output		Input overdrive = 10mV	500	
<sup>T</sup> PLH	switching	Input overdrive = 100mV	400	ns



## 5.7 Electrical Characteristics, $V_{CC+} = 5V$

 $V_{CC+}$  = 5V, GND = 0V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		+0.5	7	
V <sub>IO</sub>	Input offset voltage		–40°C to 125°C			9	mV
α <sub>VIO</sub>	Average temperature coefficient of input offset voltage		25°C		5		μV/°C
			25°C		0.005	250	
I <sub>IB</sub>	Input bias current		–40°C to 125°C			400	nA
			25°C		0.001	50	
I <sub>IO</sub>	Input offset current		–40°C to 125°C			150	nA
Io	Output current (sinking)	V <sub>O</sub> ≤ 1.5V	25°C	10	84		mA
			25°C		0.003		
	Output Leakage Current		–40°C to 125°C			1	μA
V <sub>ICR</sub>	Common-mode input voltage range		25°C	_	-0.1 to 4.2		V
A <sub>VD</sub>	Large-signal differential voltage gain		25°C	20	50		V/mV
			25°C		150	400	
V <sub>SAT</sub>	Saturation voltage	I <sub>O</sub> ≤4 mA	–40°C to 125°C			700	mV
			25°C		26	120	
		LMV331	-40°C to 125°C			150	
			25°C		50	200	
I <sub>CC</sub>	Supply current	LMV393 (both comparators)	-40°C to 125°C			250	μΑ
			25°C		100	300	
		LMV339 (all four comparators)	-40°C to 125°C			350	

## 5.8 Switching Characteristics, $V_{CC+} = 5V$


 $T_A$  = 25°C,  $V_{CC^+}$  = 5V,  $R_L$  = 5.1k $\Omega$ , GND = 0V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TYP	UNIT
1 Topagation delay high to low level output		Input overdrive = 10mV	600	ns
t <sub>PHL</sub> switching	switching	Input overdrive = 100mV	200	115
Propagation delay low to high level or		Input overdrive = 10mV	450	no
<sup>T</sup> PLH	switching	Input overdrive = 100mV	300	ns



## **5.9 Typical Characteristics**

Unless otherwise specified, VS = +5V, single supply, TA = 25°C





English Data Sheet: SLCS136



## 5.9 Typical Characteristics (continued)

Unless otherwise specified, VS = +5V, single supply, TA = 25°C








図 5-8. Response Time vs Input Overdrives Positive Transition (V<sub>CC</sub> = 2.7V)




## 6 Detailed Description

### 6.1 Overview

The LMV331, LMV393 and LMV339 family of comparators have the ability to operate up to 5V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's low lq and fast response.

The open-drain output allows the user to configure the output's logic low voltage  $(V_{OL})$  and can be utilized to enable the comparator to be used in AND functionality.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

The LMV331, LMV393 and LMV339 consists of a PNP input, whose Vbe creates a limit on the input common mode voltage capability, allowing LMV33x to accurately function from ground to  $V_{CC}$ -Vbe( about 700mV) differential input. This enables much head room for modern day supplies of 3.3V and 5.0V.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The  $V_{OL}$  is resistive and scales with the output current. Please see  $\boxtimes$  5-3 for  $V_{OL}$  values with respect to the output current.

#### 6.4 Device Functional Modes

#### 6.4.1 Voltage Comparison

The LMV33x operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputs a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

## 7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

LMV331, LMV393, and LMV339 typically is used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMV331, LMV393, and LMV33 is an ecxellent choice for level shifting to a higher or lower voltage.

### 7.2 Typical Application




図 7-1. Typical Application Schematic

### 7.2.1 Design Requirements

For this design example, use the parameters listed in 表 7-1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0V to 4.2V
Supply Voltage	2.7V to 5V
Logic Supply Voltage (R <sub>PULLUP</sub> Voltage)	1V to 5V
Output Current (V <sub>LOGIC</sub> /R <sub>PULLUP</sub> )	1μA to 20mA
Input Overdrive Voltage	100mV
Reference Voltage	2.5V
Load Capacitance (C <sub>L</sub> )	15pF

表 7-1. Design Parameters

#### 7.2.2 Detailed Design Procedure

When using LMV331, LMV393, and LMV33 in a general comparator application, determine the following:

- Input Voltage Range
- · Minimum Overdrive Voltage
- Output and Drive Current
- Response Time



#### 7.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range ( $V_{ICR}$ ) must be taken in to account. If operating temperature is above or below 25°C the  $V_{ICR}$  can range from 0V to  $V_{CC}$ – 0.7V. This limits the input voltage range to as high as  $V_{CC}$ – 0.7V and as low as 0V. Operation outside of this range can yield incorrect comparisons.

Below is a possible list of input voltage situation and the outcomes:

- 1. When both IN- and IN+ are both within the common mode range:
  - a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
  - b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

#### 7.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage ( $V_{IO}$ ). To make an accurate comparison; the Overdrive Voltage ( $V_{OD}$ ) must be higher than the input offset voltage ( $V_{IO}$ ). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive.  $\boxtimes$  7-2 show positive and negative response times with respect to overdrive voltage.

#### 7.2.2.3 Output and Drive Current

Output current is determined by the pull-up resistance (Rpullup) and Vlogic voltage, refer to  $\boxtimes$  7-1. The output current produces a output low voltage ( $V_{OL}$ ) from the comparator. In which  $V_{OL}$  is proportional to the output current. Use  $\boxtimes$  5-3 to determine  $V_{OL}$  based on the output current.

The output current can also effect the transient response. This is explained in the next section.

#### 7.2.2.4 Response Time

The transient response can be determined by the load capacitance ( $C_L$ ), load/pull-up resistance ( $R_{PULLUP}$ ) and equivalent collector-emitter resistance ( $R_{CE}$ ).

- The positive response time (τ<sub>p</sub>) is approximately τ<sub>P</sub> = R<sub>PULLUP</sub> × C<sub>L</sub>
- The negative response time  $(\tau_N)$  is approximately  $\tau_N = R_{CE} \times C_L$ 
  - R<sub>CE</sub> can be determine by taking the slope of  $\boxtimes$  5-3 in it's linear region at the desired temperature, or by dividing the V<sub>OL</sub> by I<sub>out</sub>


Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11

### 7.2.3 Application Curves

The following curves were generated with 5V on  $V_{CC}$  and  $V_{Logic}$ ,  $R_{PULLUP}$  = 5.1k $\Omega$ , and 50pF scope probe.



## 8 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, a bypass capacitor is recommended on the supply pin to reject any variation on the supply voltage. This variation cause temporary fluctuations in the comparator's input common mode range and create an inaccurate comparison.

## 9 Layout

### 9.1 Layout Guidelines

For accurate comparator applications without hysteresis, a stable power supply is necessary with minimized noise and glitches, which can affect the high level input common mode voltage range. To achieve this, add a bypass capacitor between the supply voltage and ground. This can be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

#### 9.2 Layout Example




図 9-1. LMV331 Layout Example

English Data Sheet: SLCS136



## 10 Device and Documentation Support

### 10.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LMV331	Click here	Click here	Click here	Click here	Click here	
LMV393	Click here	Click here	Click here	Click here	Click here	
LMV339	Click here	Click here	Click here	Click here	Click here	

#### 11 Trademarks

すべての商標は、それぞれの所有者に帰属します。

## 12 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 13 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



## 14 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision U (October 2020) to Revision V (May 2025)	Page
「 <i>製品情報</i> 」表を更新	
Changes from Revision T (January 2015) to Revision U (October 2020)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新。	
Changes from Revision S (January 2015) to Revision T (January 2015)	Page
「 <i>アプリケーション</i> 」、「 <i>製品情報</i> 」表、「 <i>ピンの機能</i> 」表、「 <i>ESD 定格</i> 」表、「 <i>熱に関する 説明</i> 」セクション、「 <i>デバイスの機能モード</i> 」、「 <i>アプリケーションと実装</i> 」セクション、「 <i>電</i> ン、「レイアウト」セクション、「 <i>デバイスおよびドキュメントのサポート</i> 」セクション、および 注文情報」セクションを追加。	<i>記源に関する推奨事項</i> 」セクショ バ「 <i>メカニカル、パッケージ、およひ</i>
・「注文情報」表を削除巻末の注文情報を参照してください。	1
Changes from Revision R (May 2012) to Revision S (January 2015)	Page
Updated operating temperature range	
Changes from Revision Q (April 2012) to Revision R (May 2012)	Page
Added RUC to marking list (table later removed in T)	3
Changes from Revision P (March 2012) to Revision Q (April 2012)	Page
<ul> <li>Corrected the Top Side Marking for RUC package, RT_ (table removed in T)</li> </ul>	3
Changes from Revision O (February 2012) to Revision P (March 2012)	Page
<ul> <li>Corrected typo in Ordering Information Table for Top Side Marking, R9_ (table)</li> </ul>	removed in T)
Corrected type in Ordering information Table for Top Olde Marking, 110_ (table	Temoved in 1 j
Changes from Revision N (April 2011) to Revision O (February 2012)	Page
<ul> <li>Changed V<sub>I</sub> in the Absolute Maximum Ratings from 5.5V to V<sub>CC+</sub></li> </ul>	4
Changes from Revision M (November 2005) to Revision N (April 2011)	Page
<ul><li>ドキュメントのフォーマットを「Quicksilver」から「DocZone」に変更。</li></ul>	
Added RUC package pin out drawing	3



## 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated

21-Aug-2025 www.ti.com

## **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMV331IDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)
LMV331IDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)
LMV331IDBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)
LMV331IDBVRE4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)
LMV331IDBVRG4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R1IF, R1IK)
LMV331IDBVT	Obsolete	Production	SOT-23 (DBV)   5	-	-	Call TI	Call TI	-40 to 125	(R1IF, R1IK)
LMV331IDCKR	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)
LMV331IDCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)
LMV331IDCKR.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)
LMV331IDCKRE4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)
LMV331IDCKRG4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R2F, R2K, R2R)
LMV331IDCKT	Obsolete	Production	SC70 (DCK)   5	-	-	Call TI	Call TI	-40 to 125	(R2F, R2R)
LMV339ID	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 125	LMV339I
LMV339IDR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV339I
LMV339IDR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV339I
LMV339IDRG4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV339I
LMV339IDRG4.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV339I
LMV339IPW	Obsolete	Production	TSSOP (PW)   14	-	-	Call TI	Call TI	-40 to 125	MV339I
LMV339IPWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I
LMV339IPWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I
LMV339IPWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I
LMV339IPWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV339I
LMV393ID	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	-40 to 125	MV393I
LMV393IDDUR	Obsolete	Production	VSSOP (DDU)   8	-	-	Call TI	Call TI	-40 to 125	RABR
LMV393IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(R9B, R9Q, R9R)
LMV393IDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(R9B, R9Q, R9R)
LMV393IDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(R9B, R9Q, R9R)
LMV393IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	MV393I



21-Aug-2025



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMV393IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IDRG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IPW	Obsolete	Production	TSSOP (PW)   8	-	-	Call TI	Call TI	-40 to 125	MV393I
LMV393IPWR	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IPWR.A	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I
LMV393IPWRG4	Active	Production	TSSOP (PW)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV393I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 21-Aug-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF LMV331, LMV393:

Automotive: LMV331-Q1, LMV393-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV331IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.17	3.23	1.37	4.0	8.0	Q3
LMV331IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV331IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV331IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV339IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV339IDRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV339IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LMV393IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
LMV393IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
LMV393IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV393IDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV393IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV331IDBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
LMV331IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV331IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV331IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV339IDR	SOIC	D	14	2500	353.0	353.0	32.0
LMV339IDRG4	SOIC	D	14	2500	353.0	353.0	32.0
LMV339IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LMV393IDGKR	VSSOP	DGK	8	2500	370.0	355.0	55.0
LMV393IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LMV393IDR	SOIC	D	8	2500	353.0	353.0	32.0
LMV393IDRG4	SOIC	D	8	2500	340.5	338.1	20.6
LMV393IPWR	TSSOP	PW	8	2000	353.0	353.0	32.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**Instruments** www.ti.com


PLASTIC QUAD FLAT PACK- NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# DDU (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated