


LMR60420 3V~36V、2A、高電力密度、低 EMI、低出力容量用に最適化された 同期整流型降圧コンバータ

1 特長

- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- 広い動作入力電圧範囲:3V~36V(絶対最大値 42V)
- 非常に低い静止電流
 - シャットダウン電流:0.65µA
 - 無負荷時スタンバイ電流:5μA
- ピンプログラマブル出力電圧オプションが固定 3.3V/ADJ および 5V/ADJ で用意されています
 - 可変出力電圧範囲:1V~20V
- 低い最小 t_{ON} (標準値 30ns)
- 低電磁干渉 (EMI) 要件に対して最適化:
 - 低インダクタンス HotRod™ QFN パッケージ
 - スペクトラム拡散オプションを利用可能
- プログラマブル スイッチング 周波数:200kHz~ 2.2MHz
- FPWM、PFM、または外部周波数同期を利用可能
- スケーラブルな電源に対応した設計
 - LMR60406、LMR60410、LMR60430、 LMR60440 とピン互換
- 電源シーケンス用のパワー グッド出力

2 アプリケーション

- ファクトリ オートメーション / 制御
- 電化製品
- ビル オートメーション



概略回路図 – 固定出力

3 概要

LMR60420 は、3V~36V (42V 過渡)、2A の同期整流型 降圧コンバータであり、産業用アプリケーション向けに設 計されています。LMR60420 は、スペクトラム拡散を搭載 したバリアントを超小型 2.5mm × 2mm HotRod QFN-9 パッケージで供給し、。インダクタンスの低減と低い電磁気 干渉 (EMI) 性能を達成しているため、産業用などノイズに 敏感な設計の認定を容易にします。 すべてのデバイス バ リアントは、出力電圧ノード、帰還、グランドとの間に分圧 抵抗を配置することで、1V~20V の範囲の出力電圧に対 応しています。また、本デバイスの各バリアントは、出力電 圧ノードをフィードバックピンに直接接続することで、固定 出力電圧を供給することもできます。デバイス比較表に は、固定出力電圧オプションの詳細が記載されています。 電流モード制御アーキテクチャの最小オン時間は 40ns で、高周波数での高い変換比、容易なループ補償、高速 過渡応答、優れた負荷およびライン レギュレーションを実 現します。オープンドレインのパワー グッド出力により、電 源シーケンス要件が容易になります。LMR60420 の MODE/SYNC ピンを使用すると、いずれかの動作モード を選択できます。強制パルス幅変調 (FPWM) モードで は、負荷の両端間でスイッチング周波数が一定に保たれ ます。自動モードでは、パルス幅変調 (PWM) とパルス周 波数変調 (PFM) のスイッチングをシームレスに遷移でき ます。 自動モードでは、LMR60420 は 5µA 静止電流の みを消費し、あらゆる負荷について高い効率を実現しま す。外付け部品がほとんど不要であるため、コンパクトな PCB レイアウトが可能になります。LMR60420 は、0.6A~ 6A の電流レベルの範囲にわたるピン互換デバイス ファミ リの製品です。

パッケージ情報

	* * * * 113 194	
部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
LMR60420	RAK (WQFN-HR, 9)	2.5mm × 2.0mm

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



Table of Contents

1 特長1	7.4 Device Functional Modes	1 <mark>5</mark>
2 アプリケーション1	8 Application and Implementation	19
3 概要1	8.1 Application Information	19
4 Device Comparison Table3	8.2 Typical Application	19
5 Pin Configuration and Functions4	8.3 Power Supply Recommendations	26
6 Specifications5	8.4 Layout	26
6.1 Absolute Maximum Ratings5	9 Device and Documentation Support	<mark>29</mark>
6.2 ESD Ratings5	9.1 Documentation Support	29
6.3 Recommended Operating Conditions5	9.2ドキュメントの更新通知を受け取る方法	29
6.4 Thermal Information5	9.3 サポート・リソース	29
6.5 Electrical Characteristics6	9.4 Trademarks	
6.6 Typical Characteristics8	9.5 静電気放電に関する注意事項	29
7 Detailed Description9	9.6 用語集	29
7.1 Overview9	10 Revision History	
7.2 Functional Block Diagram10	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description10	Information	30



4 Device Comparison Table

ORDERABLE PART NUMBER ⁽¹⁾	OUTPUT CURRENT	OUTPUT VOLTAGE	SPREAD SPECTRUM	WETTABLE FLANKS
LMR604203SRAKR ⁽²⁾	2A	3.3V fixed / adjustable	Yes	No
LMR604205RAKR	2A	5V fixed / adjustable	No	No

⁽¹⁾ For other variant options, contact TI.

3

Product Folder Links: LMR60420

⁽²⁾ Product preview (not Production Data).



5 Pin Configuration and Functions




図 5-1. RAK Package 9-Pin WQFN-HR (Top View)

表 5-1. Pin Functions

	PIN	TYPE(1) DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION	
1	VIN	Р	Regulator input power pin to the high-side power MOSFET and internal VCC regulator. Connect to the input supply and the positive terminal of the input filter capacitor. The path from the VIN pin to the input capacitor must be as short as possible.	
2	PGND	G	Power ground. This pin connects to the source of the low-side MOSFET internally. Connect to system ground, and the ground terminal of the CIN and COUT capacitors. The path to CIN must be as short as possible.	
3	SW	Р	Regulator switch node. Connect to the power inductor and bootstrap capacitor.	
4	воот	Р	High-side MOSFET driver supply for bootstrap gate drive. Connect a high quality 100nF capacitor between this pin and SW.	
5	PG	0	Open drain power-good output. Connect to suitable voltage supply through a current limiting pull up resistor. High = regulator power good, Low = regulator fault. Goes low when EN = low. See セクション 7.3.8 for details.	
6	FB	Feedback pin. Connect this pin directly to the output voltage node for fixed V _{OUT} operation. See 1 >> 4 for the voltage level for each device variant. Connect to the center point of a feedback voltadivider placed between V _{OUT} node and PGND to program an adjustable output voltage.		
7	Operational mode input pin. Connect this pin to the RT pin to select FPWM switching or connect to pin to GND to select PFM switching in light loads. To synchronize to an external clock, connect a		100kΩ resistor to ground and drive directly from the clock. See the セクション 6.5 table for acceptable	
8	RT	Frequency programming pin. A resistor from RT to PGND sets the oscillator frequency between 200kHz and 2.2MHz.		
9	EN	ı	Enable pin for the regulator. Drive this pin high to enable the device and low to disable the device. If the enable function is not needed, connect this pin to the VIN pin. See セクション 6.5 for more information on acceptable voltage levels.	

(1) G = Ground, I = Input, O = Output, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input voltage	VIN to PGND	-0.3	42	V
Input voltage	EN/UVLO TO PGND	-0.3	42	V
Input voltage	RT, MODE/SYNC to PGND	-0.3	42	V
Input voltage	FB to PGND	-0.3	20	V
Output voltage	PG to PGND	-0.3	20	V
Output voltage	SW to PGND	-0.3	V _{IN} + 0.3	V
Output voltage	BOOT to SW	-0.3	5.5	V
T _J	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	3	36	V
Input voltage	EN	0	36	V
Input voltage	PG	0	18	V
Input voltage	MODE/SYNC	0	5.5	V
Output voltage	Adjustable output voltage range	1.0	20(1)	V
Output current	IOUT (LMR60420)	0	2.0	Α
T _J	Operating junction temperature	-40	150	°C

⁽¹⁾ Contact TI for information regarding output voltages outside of this range. Under no conditions must the output voltage be allowed to fall below zero volts.

6.4 Thermal Information

		DEVICE	
	THERMAL METRIC ⁽¹⁾	RAK (WQFN-HR)	UNIT
		9 PINs	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JESD 51-7)(2)	84.5	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	23.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



(2) The value of R_{OJA} given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, the EVM R_{OJA} = 32.5 °C/W.

6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature (T_J) range of -40° C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 13.5 V, V_{FN} = 5V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY (VIN PIN))				'	
VIN _{UVLO(R)}	VIN UVLO rising threshold	V _{IN} rising (needed to start up)	2.7	3.0	3.2	V
VIN _{UVLO(F)}	VIN UVLO falling threshold	V _{IN} falling (once operating)			2.65	V
VIN _{UVLO(H)}	VIN UVLO hysteresis			0.6		V
VIN _{OVP(R)}	VIN OVP rising threshold	V _{IN} rising needed to switch device into PFM operation	35	37	39	V
VIN _{OVP(F)}	VIN OVP falling threshold	V _{IN} falling needed to switch device from PFM to FPWM operation	34	36	38	V
VIN _{OVP(H)}	VIN OVP hysteresis		0.6	0.95	1.2	V
I _{Q(FIX-3.3V)}	Total V _{IN} quiescent current, fixed 3.3V output, no switching	V _{IN} = 13.5V, I _{OUT} = 0A, V _{FB} = 3.3V + 4%, T _J = 25°C, Auto mode enabled		3.55	5	μA
I _{Q(ADJ-3.3V)}	Total V _{IN} quiescent current, adjustable 3.3V output, no switching	V _{IN} = 13.5V, I _{OUT} = 0A, V _{FB} = 1V + 4%, Auto mode enabled		3.55	5	μA
I _{Q-SD}	V _{IN} shutdown supply current	V _{EN} = 0V, +25c degrees results only		0.65	1	μA
ENABLE (EN PIN)	,					
V _{EN-TH(R)}	Enable voltage rising threshold	V _{EN} rising	1.15	1.25	1.35	V
V _{EN-TH(F)}	Enable input low threshold	V _{EN} falling	0.9	1	1.1	V
V _{EN-HYS}	Enable voltage hysteresis			275		mV
I _{EN-LKG}	Enable input leakage current	V _{EN} = V _{IN}		1	665	nA
VOLTAGE REFER	ENCE (FB PIN)				I	
V _{FB}	Internal feedback reference voltage	FPWM mode	0.99	1.0	1.01	V
I _{FB-LKG}	Feedback pin input leakage current	V _{FB} = 1V, adjustable output voltage		0.09	50	nA
V _{OUT(3.3V)}	3.3V fixed output voltage	FPWM mode, FB pin short to VOUT	3.24	3.3	3.35	V
V _{OUT(5V)}	5.0V fixed output voltage	FPWM mode, FB short to VOUT	4.9	5	5.075	V
START-UP					I	
t _{ss}	Internal fixed soft start time	Time from first SW pulse to V _{REF} at 90% of set point		6		ms
CURRENT LIMITS	AND HICCUP					
I _{HS-LIM}	High side peak current limit	Duty-cycle approaches 0%	2.96	3.6	4.4	Α
I _{LS-LIM}	Low side valley current limit	Valley current limit on LS FET	2.0	2.5	3.0	Α
I _{LS-NEG-LIM}	Low side negative current limit	Sinking current limit on LS FET, FPWM Mode	-1.2	-0.85	-0.6	Α
I _{L-ZC-LIM}	Zero-cross current limit	V _{VCC} = 3.3V, Auto mode		40		mA
V _{HIC}	Over-current hiccup threshold on FB Pin	LS FET on-time > 165 ns, not during soft start	0.14	0.2	0.25	V
POWER GOOD (P	G PIN)	-	-			
V _{PG-OVP(R)}	PG overvoltage rising threshold	% of FB voltage (Adj)	105	107	109.7	%
V _{PG-OVP(F)}	PG overvoltage falling threshold	% of FB voltage (Adj)	104	106	108	%
V _{PG-UVP(R)}	PG undervoltage rising threshold	% of FB voltage (Adj)	92	94	96.6	%
V _{PG-UVP(F)}	PG undervoltage falling threshold	% of FB voltage (Adj)	91	93	95	%
t _{PG-DEGLITCH(F)}	Deglitch filter delay on PG falling edge		42	52	81	μs
tpg-deglitch(R)	Deglitch filter delay on PG rising edge		1.0	2.0	3.0	ms
V _{IN(PG-VALID)}	Minimum VIN for valid PG output	$V_{OL(PG)} < 0.4V, R_{PU} = 10k\Omega, V_{PU} = 5V$			1.25	V
	- '	()			-	Ω

Copyright © 2025 Texas Instruments Incorporated

6

Product Folder Links: *LMR60420*English Data Sheet: SNAS879



6.5 Electrical Characteristics (続き)

Limits apply over the recommended operating junction temperature (T_J) range of -40° C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 13.5 V, V_{EN} = 5V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SW1(FPWM)}	Switching frequency, FPWM operation	R _{RT} = 16.7kΩ, 1%	1800	2000	2200	kHz
f _{SW2(FPWM)}	Switching frequency, FPWM operation	R _{RT} = 34.4kΩ, 1%	900	1000	1100	kHz
SYNCHRONIZATIO	(MODE/SYNC PIN)					
VIH to enter FPWM	Sync pin voltage to enter FPWM		0.5		0.85	V
VIL to exit FPWM	Sync pin voltage to exit FPWM		0.35		0.7	V
V _{IH(MODE/SYNC)}	MODE/SYNC input high level threshold		1.3			V
V _{IL(MODE/SYNC)}	MODE/SYNC input low level threshold				0.35	V
t _{CLKIN(TON)}	Minimum positive pulse width of external sync signal			150		ns
T _{CLKIN(TOFF)}	Minimum negative pulse width of external sync signal			150		ns
POWER STAGE			'			
R _{DS-ON-HS}	High-side FET ON resistance	I _{SW} = 500mA, V _{BOOT-SW} = 3.8V		120	240	mΩ
R _{DS-ON-LS}	Low-side FET ON resistance	I _{SW} = 500mA, V _{BOOT-SW} = 3.8V		80	160	mΩ
t _{ON-MIN} ⁽¹⁾	Minimum on-time			30		ns
t _{OFF-MIN} ⁽¹⁾	Minimum off-time			89		ns
THERMAL SHUTDO	WN		1			
-	Thermal Shutdown ⁽¹⁾ Shutdown threshold 155 Recovery threshold	165	176	°C		
T _{SD}		Recovery threshold		156		°C

⁽¹⁾ Not tested in production.


1

Product Folder Links: LMR60420



6.6 Typical Characteristics

 V_{IN} = 13.5V, T_A = 25°C (unless otherwise noted). Specified temperatures are ambient.





7 Detailed Description

7.1 Overview

The LMR60420 is a highly efficient 3V to 36V, ultra-low IQ, synchronous buck converter that enables high power density and low EMI. The LMR60420 is designed to minimize the end product cost and size by reducing the number of external passive components required to generate a stable design. Intended for demanding industrial applications, LMR60420 devices have electrical characteristics specified up to a maximum junction temperature of 150°C.

The LMR60420 offers key features that allow for design flexibility depending on the desired operating conditions:

- Precision enable through the EN pin allows for accurate power on and power off of the device
- Switching frequency selection with the RT pin allows designers to select the switching frequency between 200kHz and 2.2MHz
- The MODE/SYNC pin allows for designers to select the mode of operation, or to synchronize to an external clock frequency
- The PG pin enables power supply sequencing and notification of the status of the output voltage without the need for external voltage supervisors


Each converter features a pair of integrated power MOSFETs designed for delivering up to 2A of output current. All variants of the LMR60420 allow for every device to be configured to either a fixed output voltage or an adjustable output voltage depending on the presence of feedback resistors. The fixed output voltage setting is determined by the specific orderable part number, which can be found in the *Device Comparison Table*.

The LMR60420 offers several protection features that make the device an excellent choice for demanding applications. The feedback pin has a voltage rating which makes sure the pin is able to withstand an output voltage short circuit to battery even when in fixed output voltage configuration. The device disables FPWM switching when the input voltage exceeds $VIN_{OVP(R)}$ which prevents negative currents from overcharging the input voltage in the event that the output voltage is shorted to the input supply. Thermal shutdown disables switching and allows the LMR60420 to cool before attempting to restart.

The current-mode control architecture with 30ns minimum on-time allows high conversion ratios at high frequencies, easy loop compensation, fast transient response, and excellent load and line regulation. The converters also feature a HotRod package with enhanced spread spectrum that enables low-EMI performance and eases qualification of industrial and noise-sensitive designs.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable and Undervoltage Lockout (UVLO)

LMR60420 features a precision enable and undervoltage lockout (UVLO) feature which enables the user to select the voltage level at which the device powers on and off based on the voltage present at the EN pin. To power on the device the voltage between EN pin and PGND pin must exceed the enable voltage rising threshold $V_{\text{EN-TH(R)}}$ (1.25V typical). After $V_{\text{EN-TH(R)}}$ has been crossed, and the minimum supply voltage, $V_{\text{IN-UVLO(R)}}$, have both been satisfied, the part begins the soft-start sequence described in $V_{\text{EN-TM}}$ 7.3.2.

The EN pin can be used to power down the device by reducing the voltage between the EN pin and PGND pin below the enable input low threshold $V_{EN-TH(F)}$ 1V (typical).



A resistor divider between VIN and PGND with the center point connected to the EN pin can be used to implement the VIN UVLO. To begin, select the input voltage at which the device turns off, choose the value of R_{ENT} , then calculate the required R_{ENB} . After R_{ENB} has been calculated, the resulting turn-on input voltage can be calculated. See \boxtimes 7-1, \rightrightarrows 1, and \rightrightarrows 2 to determine the EN resistors required. If the VIN UVLO feature is not needed, the EN pin can be connected directly to VIN.

$$R_{ENB} = \frac{V_{EN-TH(F)}}{\left(VIN_{turn-off} - V_{EN-TH(F)}\right)} \times R_{ENT}$$
(1)

$$VIN_{turn-on} = \left(1 + \frac{R_{ENT}}{R_{ENB}}\right) \times V_{EN-TH(R)}$$
 (2)

Where:

- VIN_{turn-off} represents the input voltage at which the LMR60420 turns off.
- VINturn-on represents the input voltage at which the LMR60420 turns on.




図 7-1. VIN UVLO Using the EN Pin

7.3.2 Soft Start and Recovery from Dropout

The LMR60420 uses soft-start to prevent output voltage overshoots and large inrush currents during start-up. The soft-start time is fixed internally at 6ms (typical). The LMR60420 device operates correctly even if there is a voltage present on the output before the device is enabled.

To start-up the LMR60420 and initiate the soft-start sequence, the voltage applied to the VIN and EN pins must exceed $VIN_{UVLO(R)}$ and $V_{EN-TH(R)}$ respectively. After these conditions are met, the soft-start sequence initiates and the output voltage reaches the set-point in 6ms (typical).

Dropout occurs when the input voltage falls below the voltage level of the output voltage setpoint. During this condition, the output voltage tracks the input voltage. After the input voltage increases, the output voltage increases with the same slope as during soft start.




図 7-2. Enable Soft Start




7.3.3 Frequency Selection With RT

$$RT = \frac{\frac{1}{f_{SW}} - \left(30 \times 10^{-9}\right)}{2.825 \times 10^{-11}} \tag{3}$$

Where:

- RT: represents the RT resistor value in ohms (Ω)
- f_{sw}: represents the set point switching frequency in hertz (Hz)



☑ 7-3. RT Values vs Switching Frequency

7.3.4 MODE/SYNC Pin Control

The MODE/SYNC pin of the LMR60420 is an input pin used to select the mode of operation of the device or to synchronize the switching frequency to an external clock frequency. In the absence of an external clock, the RT resistor determines the switching frequency. Do not float the MODE/SYNC pin. If this pin is driven by a high impedance source, connect a pull up or pull down resistor to prevent this pin from floating. For more information on the modes of operation, refer to セクション 7.4.

The MODE/SYNC pin can be used to dynamically change the mode of operation for systems that require more than a single mode of operation. There are three selectable modes of operation:

- AUTO mode: pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See セクション 7.4.2.2 for more details.
- FPWM mode: in FPWM mode, diode emulation is disabled if the input voltage is less than VIN_{OVP(R)}, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current. See セクション 7.4.2.3 for more details.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated



To dynamically change between modes of operation, a valid sync signal must be applied. 表 7-1 shows a summary of the pulse dependent mode selection settings.

MODE/SYNC INPUT	MODE
> V _{IH_FPWM}	FPWM with spread spectrum factory setting
< V _{IL_FPWM}	AUTO mode with spread spectrum factory setting
Synchronization clock	SYNC MODE

If dynamically switching between modes of operation is not needed, this pin can be held at a constant voltage resulting in a fixed mode of operation. For auto mode, this pin can be short circuited to PGND or pulled below V_{IL_FPWM} . For FPWM mode, this pin can be short circuited to the RT pin or pulled up to V_{IH_FPWM} with an external voltage source. See t = 100 of other pin or details.

7.3.5 Output Voltage Selection

The LMR60420 allows users to configure the output voltage of the LMR60420 to be either fixed or adjustable depending on the presence of a feedback resistor divider connected to the FB pin. The fixed output voltage is determined based on the orderable part number. See $\forall \mathcal{P} \ni \exists \mathcal{V} \neq \mathcal{V} \Rightarrow \mathcal{V} \neq \mathcal{V} \Rightarrow \mathcal{V} \neq \mathcal{V} \Rightarrow \mathcal{V} \neq \mathcal{V} \Rightarrow \mathcal$

$$R_{FBB} = \frac{V_{FB} \times R_{FBT}}{V_{OUT} - V_{FB}} \tag{4}$$

Where V_{FB} is typically 1V.




図 7-4. Feedback Resistor Setup for Adjustable VOUT

7.3.6 Current Limit

The LMR60420 uses two current limits to limit the total load current delivered to the output. These limits are known as the high side peak current limit (I_{HS-LIM}) and the low side valley current limit (I_{LS-LIM}). After I_{HS-LIM} is reached, the high side MOSFET is turned off and the low side MOSFET is turned ON until the inductor current falls below I_{LS-LIM} . This action can result in a reduction in switching frequency and can be referred to as soft current limit. Because of the inductor current is limited to switch between I_{HS-LIM} and I_{LS-LIM} , the maximum output current is very close to the average between these two values. If the load demands a current that is greater than the maximum output current, the output voltage decreases such that the voltage on the FB pin drops below V_{HIC} , then the device enters into hiccup mode. See $29.5 \times 2.3.7$ for details.

The LMR60420 also implements a negative current limit ($I_{LS-NEG-LIM}$) to limit the amount of current the low-side MOSFET can sink. After the negative current limit is reached, the low-side MOSFET turns off.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

13



7.3.7 Hiccup Mode

To prevent excessive heating and power consumption under sustained short-circuit conditions, a hiccup mode is included. If an over current condition is maintained, the LMR60420 device shuts off the output and waits for approximately 85ms, after which the LMR60420 restarts operation by activating soft start.

The LMR60420 enters into hiccup mode of operation after the following conditions are met:

- · The soft-start sequence has completed
- The voltage on FB pin drops below V_{HIC}

Hiccup mode of operation is categorized by periods of non-switching followed by periods of switching where the device tries to startup and regulate the output voltage to the desired set point. After the fault on the output is removed, the device enters soft start and starts up normally. See セクション 7.3.2 for details on soft start.

7.3.8 Power-Good Function

The power-good function of the LMR60420 can be used to reset a system microprocessor whenever the output voltage is out of regulation or to facilitate power sequencing of down stream components. This feature is an optional feature that is implemented by including a pullup resistor between the PG pin and an excellent voltage supply. Refer to セクション 6.3 for the recommended range of pullup reference voltage.

The power-good output is valid after the soft-start sequence has completed and after the input voltage has risen above $V_{\text{IN}(\text{PG-VALID})}$. After both of these conditions are met, the voltage between PG and GND indicates whether the output voltage is within regulation or not. A logic HIGH signal indicates that the output voltage is within regulation while a logic LOW signal represents that the output voltage is not in regulation. A deglitch filter has been included to make sure that spurious glitches on the output voltage do not effect the PG pin output.

The PG pin is pulled low under the following conditions:

- Output voltage is higher than the PGOOD over-voltage rising threshold (V_{PG-OVP(R)}) for a duration of at least t_{PG-DEGLITCH}
- Output voltage falls lower than the PGOOD under-voltage falling threshold (V_{PG-UV(F)}) for a duration of at least t_{PG-DFGI ITCH}

After the PG pin has been pulled low following a fault condition at the output, the PG pin voltage must remain low for at least t_{PG-DEASSERT} or about 2ms (typical). After t_{PG-DEASSERT} has passed, one of the following conditions must be satisfied for the PG pin voltage to be pulled up:

- Assuming recovery form an undervoltage fault, the output voltage must rise higher than the PGOOD
 undervoltage rising threshold (V_{PG-UV(R)}) and remain below the over-voltage rising threshold (V_{PG-OVP(R)}) for a
 duration of at least t_{PG-DEGLITCH}.
- Assuming recovery from an overvoltage fault, the output voltage must fall lower than the PGOOD overvoltage falling threshold (V_{PG-OVP(F)}) and remain above the undervoltage falling threshold for a duration of at least t_{PG-DEGLITCH}.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated






図 7-5. Power-Good Thresholds

7.3.9 Spread Spectrum

The purpose of the spread spectrum is to reduce peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems containing the LMR60420 device, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. The LMR60420 spreads the switching frequency 16% above of the set point switching frequency established by the RT resistor. This means that the set point switching frequency established by the RT resistor represents the lower bound of the switching frequency while the device is operating with spread spectrum.

The following conditions overrides spread spectrum, turning spread spectrum off:

- 1. An external clock is applied to the MODE/SYNC terminal.
- The clock is slowed under light load in AUTO mode this action occurs when the device switches in PFM mode. In FPWM mode, spread spectrum is active even if there is no load

7.4 Device Functional Modes

7.4.1 Shutdown

The LMR60420 shuts down most internal circuitry and both high side and low side power switches connected to the switch node under any of the following conditions:

- 1. EN is below V_{EN-TH(R)}
- 2. VIN is below VIN_{UVI O(R)}
- 3. Junction temperature exceeds T_{SD}

Note that the above conditions have hysteresis. Also, PG remains active to a very low input voltage, $V_{\text{IN(PG-VALID)}}$.

7.4.2 Active Mode

The LMR60420 is in an active mode whenever the EN pin voltage has risen above $V_{EN-TH(R)}$, the input voltage exceeds $VIN_{UVLO(R)}$, and no other fault conditions are present. The simplest way to enable the LMR60420 is to connect the EN pin to VIN, which allows self start-up when the applied input voltage exceeds the $VIN_{UVLO(R)}$.

In active mode, the LMR60420 is in one of the following modes:

- Continuous conduction mode (CCM) with fixed switching frequency when the load current is above half of the inductor current ripple
- Auto mode light load operation: pulse frequency modulation (PFM) where switching frequency is reduced at light load
- FPWM mode light load operation: CCM mode when the load current is lower than half of the inductor current ripple
- Minimum on-time: at high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: when switching frequency is reduced to minimize voltage dropout between input and output

7.4.2.1 Continuous Conduction Mode (CCM)

In CCM, the LMR60420 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) switches with varying duty cycle (D). During the HS switch on time, the SW pin voltage, V_{SW} , swings up to approximately V_{IN} , and the inductor current, i_L , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time, t_{OFF} , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the V_{SW} to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = T_{ON} / T_{SW}$$
 (5)

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:





図 7-6. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

7.4.2.2 Auto Mode - Light Load Operation

If MODE/SYNC voltage is below $V_{\text{IL(MODE/SYNC)}}$, reverse current in the inductor is not allowed – this feature is called diode emulation (DEM). DEM occurs when the load current is less than half of the inductor ripple current. After the inductor current falls below the zero-cross current limit, the LS FET turns off and inductor current flows through the body diode of the LS FET. After current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called pulse frequency modulation (PFM) mode regulation.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated



In PFM operation, a small positive DC offset can be observed on the output voltage as the output capacitors become overcharged due to lack of load. If this DC offset on V_{OUT} is not acceptable, a dummy load at V_{OUT} or FPWM mode can be used to reduce or eliminate this offset. This offset typically does not exceed 1% of V_{OUT} that the device regulates to while heavily loaded.




図 7-8. Steady State Output Voltage Versus Output Current in Auto Mode

7.4.2.3 FPWM Operation - Light Load Operation




図 7-9. FPWM Mode Operation

FPWM mode can be achieved in any of the following ways:

- · Connect MODE/SYNC directly to RT pin.
- Apply an external voltage across MODE/SYNC and PGND that is greater than V_{IH(MODE/SYNC)}.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17

Apply an appropriate external clock signal. See 表 7-1.

Under operating conditions where the minimum on-time or minimum off-time can be exceeded, the frequency reduces even while operating in FPWM to maintain minimum timing specifications. Additionally, in cases where the input voltage exceeds $VIN_{OVP(R)}$ the LMR60420 prevents negative currents from flowing through the inductor and the LMR60420 implements PFM switching. After the input voltage falls below $VIN_{OVP(F)}$, the device again operates in FPWM and allows negative inductor currents.

7.4.2.4 Minimum On-Time

Minimum on-time refers to the minmum amount of time the high side MOSFET can turn on. The LMR60420 regulates the output voltage even if the input-to-output voltage ratio requires an on-time less than the minimum on-time, $t_{\text{ON-MIN}}$, for the given frequency setting. The LMR60420 accomplishes this by folding back the switching frequency to support the same input-to-output voltage ratio while maintaining an on-time of $t_{\text{ON-MIN}}$. The LMR60420 can support a minimum on-time of 30ns (typical). \neq 7 can be used to estimate the on-time for a given operating condition.

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \tag{7}$$

Where:

- t_{ON} = high side MOSFET on-time
- V_{OUT} = output voltage
- V_{IN} = input voltage
- f_{SW} = switching frequency

7.4.2.5 Dropout

Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. After this limit is reached as shown in \boxtimes 7-10 if clock frequency was to be maintained, the output voltage falls. Instead of allowing the output voltage to drop, the LMR60420 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle after peak inductor current is achieved or after a predetermined maximum on time of approximately 10µs passes. As a result, after the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. After the input voltage increases beyond the output voltage setpoint, the output voltage increases as though in soft start as described in $\boxtimes \mathcal{P} \supset \mathbb{R} \supset \mathcal{P} \supset \mathcal$




図 7-10. Dropout Waveforms



8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The LMR60420 is a step-down DC-DC converter, typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2A. The following design procedure can be used to select components for the LMR60420. Refer to the following figure for a reference schematic as well as the following table to assist in component selection.

8.2 Typical Application

🗵 8-1 shows a typical application circuit for the LMR60420. This device is designed to function over a wide range of external components and system parameters. As a quick-start guide, 表 8-1 provides typical component values for a range of the most common operating conditions.



注

The fourth option for the MODE/SYNC pin is to connect this pin directly to RT. In this configuration, the device operates in FPWM by default. See セクション 7.3.4 for details.

図 8-1. LMR60420 Reference Schematic

F _{SW} (kHz)	V _{OUT} (V)	I _{OUT} (A)	L (µH)	C _{OUT} (1)	RFBT (kΩ)	RFBB (kΩ)	C _{IN} (µF)	C _{BOOT} (nF)	RT (kΩ)
400	3.3	2	10	33	SHUNT	DNP	4.7	100	86.6
400	5	2	10	33	SHUNT	DNP	4.7	100	86.6
1000	3.3	2	4.7	22	SHUNT	DNP	4.7	100	34
1000	5	2	4.7	22	SHUNT	DNP	4.7	100	34
2000	3.3	2	2.2	15	SHUNT	DNP	4.7	100	16.5
2000	5	2	2.2	15	SHUNT	DNP	4.7	100	16.5

(1) Rated capacitance

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-2 as the input parameters.

表 8-2. Design Parameters

DESIGN PARAMETER	VALUE	COMMENT
Input voltage range	12V (typical), 4V to 36V	This converter runs continuously up to 36V.
Output voltage	5V	Fixed option used
Output current range	No load to 2A	
Switching frequency	2MHz	
Light load mode	Switchable	
Spread spectrum	Disabled	Factory option

8.2.2 Detailed Design Procedure

8.2.2.1 Switching Frequency Selection

The choice of switching frequency is a compromise between conversion efficiency and overall design size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 2MHz is used. Refer to セクション 7.3.3 for details on RT resistor selection.

8.2.2.2 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current. \pm 8 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example a 5.6 μ H inductor is used.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times K \times I_{OUTmax}} \times \frac{V_{OUT}}{V_{IN}}$$
(8)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{HS-LIM} (see 299226.5). This size makes sure that the inductor does not saturate, even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{LS-LIM} , is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This action can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very hard saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, powered iron cores have more core losses at frequencies above about 1MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

The minimum inductance value to avoid subharmoic oscillations can be found using 式 9:

$$L = M \times \frac{Vout}{F_{SW}} \tag{9}$$

Where:

M = 0.51

8.2.2.3 Output Capacitor Selection

The peak current mode control scheme of the LMR60420 device allows operation over a wide range of inductor and output capacitor combinations. The output capacitance is responsible for maintaining the desired output voltage during operation. The output capacitance impacts several key performance factors including:

- The amount of output voltage ripple during steady state operation
- · The overshoot and undershoot of the output voltage when a load transient occurs
- · Loop stability

During steady state operation, the inductor supplies a triangular current to the load. The AC portion of this triangular current is filtered out by the output capacitance while the DC portion passes through to the load. The AC current through the output capacitance and the equivalent series resistance (ESR) of this capacitance both contribute to the output voltage ripple. 式 10 can be used to estimate the amount of peak to peak output voltage ripple required for a given output capacitance:

$$V_{ripple} \cong \Delta I_L \times \sqrt{ESR^2 + \frac{1}{(8 \times f_{SW} \times C_{OUT})^2}}$$
 (10)

Where:

ΔI_I = the peak to peak inductor current

The output capacitance is responsible for maintaining the output voltage during transient conditions in the load current. To determine the output capacitance and ESR required for a desired output voltage transient \pm 11, \pm 12, and \pm 13 can be used:

$$C_{OUT} \ge \frac{\Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT} \times K} \times \left[(1 - D) \times (1 + K) + \frac{K^2}{12} \times (2 - D) \right]$$
(11)

$$ESR \le \frac{(2+K) \times \Delta V_{OUT}}{2 \times \Delta I_{OUT} \times \left[1 + K + \frac{K^2}{12} \times \left(1 + \frac{1}{(1-D)}\right)\right]}$$
(12)

$$D = \frac{V_{OUT}}{V_{IN}} \tag{13}$$

Where:

- ΔV_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = inductor current ripple factor

The output capacitance is also important for overall loop stability and careful study must be done with the selected capacitance to confirm adequate phase margin and transient performance.

In this example, a single 22µF multilayer ceramic capacitor is used.

8.2.2.4 Input Capacitor Selection

Input capacitors serve two important functions. The first is to reduce input voltage ripple into the LMR60420 and the input filter of the system. The second is to reduce high frequency noise. These two functions are implemented most effectively with separate capacitors. See $\frac{1}{8}$ 8-3.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



表 8-3. Input Capacitor

CAPACITOR	RECOMMENDED VALUE	COMMENT
C _{IN_HF}	0.1µF	This capacitor is used to suppress high frequency noise originating during switching events. Place the capacitor as close to the LMR60420 devices as design rules allow. Position is more important than exact capacity. After high frequency propagates into a system, suppressing or filtering can be hard. Because this capacitor is exposed to battery voltage in systems that operate directly off of battery, TI recommends 50V or greater rating.
C _{IN}	4.7µF	This capacitance is used to suppress input ripple and transients due to output load transients. If C_{IN} is too small, input voltage can dip during load transients resetting the system if the system is operated under low voltage conditions. TI recommends 4.7 μ F adjacent to the LMR60420 device. Because this capacitor is exposed to battery voltage in systems that operate directly off of battery, TI recommends 50V or greater rating.

The values of C_{IN_HF} and C_{IN} presented in $\frac{1}{5}$ 8-3 can be used in most applications. If a certain amount of input voltage ripple is required, $\frac{1}{5}$ 14 can be used to calculate the required input capacitance.

$$C_{IN} \ge \frac{D \times (1 - D) \times I_{OUT}}{\Delta V_{IN-PP} \times f_{SW}} \tag{14}$$

Where:

- D = Duty Cycle = V_{OUT}/V_{IN}
- I_{OUT} = DC output current
- $\Delta V_{IN PP}$ = peak to peak input voltage ripple
- f_{SW} = switching frequency

Use ₹ 15 to compare the RMS current rating of the selected input capacitors to make sure the input capacitors are capable of supplying the input switching current.

$$I_{IN_RMS_max} = I_{OUT} \times \sqrt{D \times (1 - D) + \frac{1}{12} \times \left(\frac{V_{OUT}}{L \times f_{SW} \times I_{OUT}}\right)^2 \times (1 - D)^2 \times D}}$$
 (15)

8.2.2.5 Bootstrap Capacitor (CBOOT) Selection

The bootstrap capacitor (C_{BOOT}) is connected between the BOOT and SW pins and provides the gate charge for the high side MOSFET. Place this capacitor as close to the LMR60420 as design rules allow. TI recommends a high quality ceramic capacitor of 100nF and at least 10V.

8.2.2.6 FB Voltage Divider for Adjustable Output Voltages

The LMR60420 device can be configured to operate in either fixed or adjustable output voltage modes. For fixed output voltages as specified by the device orderable part number, simply connect the output voltage rail directly to the FB pin. When other output voltages are required, a resistor divider between the output voltage rail and ground with the FB pin as the center point set the output. Output voltage given a specific feedback divider can be calculated using \pm 16.

$$V_{OUT} = V_{FB} \times \frac{R_{FBB} + R_{FBT}}{R_{FBB}} \tag{16}$$

Alternatively, if the output voltage and R_{FBT} are already known the value of R_{FBB} can be calculated with 式 17.

$$R_{FBB} = \frac{V_{FB} \times R_{FBT}}{V_{OUT} - V_{FB}} \tag{17}$$

Note that typically $100k\Omega$ is used for R_{FRT}.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated



8.2.2.6.1 Feedforward Capacitor (CFF) Selection

In cases where an adjustable output voltage configuration is required, a feedforward capacitor (CFF) can be placed in parallel with the RFBT to improve transient performance and loop-phase margin. *Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor* application report is helpful when experimenting with a feedforward capacitor.

8.2.2.7 R_{PG} - PG Pullup Resistor

The PG pin is an open drain output that is used as a monitoring pin. If needed, a $100k\Omega$ can be used to pull up to a suitable voltage supply. Refer to $\forall 2 \neq 2 \neq 3 \neq 3$ for a range of recommended PG pin pullup voltages. Other considerations, such as power consumption, can increase any of the values listed above.


23

Product Folder Links: LMR60420




8.2.3 Application Curves

The following characteristics apply to the circuit shown in \boxtimes 8-1. These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply: $V_{IN} = 13.5V$, $T_A = 25^{\circ}C$.







25



8.3 Power Supply Recommendations

The characteristics of the input supply must be compatible with the specifications found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with the following equation.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{18}$$

where

η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kinds of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of $20\mu F$ to $100\mu F$ is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. The AN-2162 Simple Success With Conducted EMI From DC/DC Converters application report provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

8.4 Layout

8.4.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the excellent performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in 88-12. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. 8-13 shows a recommended layout for the critical components of the LMR60420.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- Use wide traces for the C_{BOOT} capacitor. Place C_{BOOT} close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place R_{FBB}, R_{FBT}, and C_{FF}, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.

Product Folder Links: LMR60420

dissipation path.

• Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat

- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. Enough copper area must be used to make sure a low R_{θJA}, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.
- Keep the switch area small. Keep the copper area connecting the SW pin to the inductor as short and wide
 as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies application report
- Simple Switcher PCB Layout Guidelines application report
- Construction Your Power Supply- Layout Considerations seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x application report




図 8-12. Current Loops With Fast Edges

8.4.1.1 Ground and Thermal Plane Considerations

As mentioned above, TI recommends to use one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. A ground plane also provides a quiet reference potential for the control circuitry. The PGND pin is connected to the source of the internal low side MOSFET switch. This pin must be connected directly to the ground of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations.

TI recommends to provide adequate device heat sinking by using the PGND of the IC as the primary thermal path. Thermal vias must be evenly distributed under the PGND pin. Use as much copper as possible for system ground plane on the top and bottom layers for the best heat dissipation. TI recommends to use a four-layer board with the copper thickness, starting from the top, as: 2oz / 1oz / 2oz. A four-layer board with enough copper thickness and proper layout provides low current conduction impedance, proper shielding and lower thermal resistance.

Resources for thermal PCB design:

- AN-2020 Thermal Design By Insight, Not Hindsight application report
- A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application report
- Semiconductor and IC Package Thermal Metrics application note
- Thermal Design made Simple with LM43603 and LM43602 application report
- PowerPAD™ Thermally Enhanced Package application report

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



- PowerPAD Made Easy application report
- Using New Thermal Metrics application report

8.4.2 Layout Example




図 8-13. Fixed Output Version



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies application note
- Texas Instruments, Low Radiated EMI Layout Made SIMPLE with LM4360x and LM4600x application note
- Texas Instruments, Constructing Your Power Supply Layout Considerations application note
- Texas Instruments, AN-1229 Simple Switcher PCB Layout Guidelines application note
- Texas Instruments, Using New Thermal Metrics application note
- Texas Instruments, PowerPAD Made Easy application note
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application note
- Texas Instruments, Thermal Design made Simple with LM43603 and LM43602 application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, AN-2020 Thermal Design By Insight, Not Hindsight application note
- Texas Instruments, AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages application note
- Texas Instruments, Simple Success with Conducted EMI for DC-DC Converters application note
- Texas Instruments, Understanding and Applying Current-Mode Control Theory application note
- Texas Instruments, Optimizing Transient Response of Internally Compensated dc-dc Converters With Feedforward Capacitor application note

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

HotRod[™], PowerPAD[™], and テキサス・インスツルメンツ E2E[™] are trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: LMR60420

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29



10 Revision History

DATE	REVISION	NOTES		
December 2024	*	Initial Release		

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMR604205RAKR	Active	Production	WQFN-HR (RAK) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	44205
LMR604205RAKR.A	Active	Production	WQFN-HR (RAK) 9	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	44205

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated