

# LMK00304 3GHz、4出力、超低付加ジッタの 差動クロック・バッファレベル・トランスレータ


## 1 特長

- 3:1入力マルチプレクサ
  - 2つの汎用入力は最高3.1GHzで動作し、LVPECL、LVDS、CML、SSTL、HSTL、HCSL、シングルエンド・クロックに対応
  - 1つの水晶振動子入力で、10MHz～40MHzの水晶振動子またはシングルエンド・クロックに対応
- 2バンクで、それぞれに2つの差動出力
  - LVPECL、LVDS、HCSL、Hi-Z (選択可能)
  - LMK03806のクロック・ソースが156.25MHzのときのLVPECL付加ジッタ
    - 20fs RMS(10kHz～1MHz)
    - 51fs RMS(12kHz～20MHz)
- 高PSRR: 156.25MHz時に-65/-76dBc (LVPECL/LVDS)
- 同期イネーブル入力付きのLVCMOS出力
- 構成をピンで制御可能
- V<sub>CC</sub>コア電源: 3.3V ±5%
- 3つの独立したV<sub>CCO</sub>出力電源: 3.3V/2.5V ±5%
- 工業用温度範囲: -40℃～+85℃
- 32リードのWQFN (5mm×5mm)

## 2 アプリケーション

- ADC、DAC、マルチ・ギガビット・イーサネット、XAUI、Fibre Channel、SATA/SAS、SONET/SDH、CPRI、高周波数バックプレーン用のクロック分配およびレベル変換
- スイッチ、ルータ、ライン・カード、タイミング・カード
- サーバー、コンピュータ、PCI Express (PCIe 3.0)
- リモート無線ユニットおよびベースバンド・ユニット

機能ブロック図



## 3 概要


LMK00304デバイスは3GHz、4出力の差動ファンアウト・バッファで、高周波数、低ジッタのクロック/データ分配およびレベル変換を目的としています。入力クロックは2つの汎用入力、または1つの水晶振動子入力から選択できます。選択された入力クロックは2つのバンクに分配され、それぞれのバンクには2つの差動出力と1つのLVCMOS出力があります。差動出力バンクは、LVPECL、LVDS、HCSLドライバとして相互に構成するか、無効にできます。LVCMOS出力には同期イネーブル入力があり、イネーブルまたはディセーブル時にラント(微小)パルスなしの動作を実現できます。LMK00304は3.3Vのコア電源、および3つの独立した3.3V/2.5Vの出力電源で動作します。

LMK00304は高性能、多用途、高い電力効率から、固定出力のバッファ・デバイスの代替品として理想的で、システムのタイミング・マージンを拡大できます。

製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
LMK00304	WQFN (32)	5.00mm×5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

LVPECL出力スイング(V<sub>OD</sub>)と周波数との関係

## 目次

1	特長	1	9	Application and Implementation	22
2	アプリケーション	1	9.1	Driving the Clock Inputs	22
3	概要	1	9.2	Crystal Interface	23
4	改訂履歴	2	9.3	Termination and Use of Clock Drivers	24
5	Pin Configuration and Functions	4	10	Power Supply Recommendations	29
6	Specifications	6	10.1	Power Supply Sequencing	29
6.1	Absolute Maximum Ratings	6	10.2	Current Consumption and Power Dissipation Calculations	29
6.2	ESD Ratings	6	10.3	Power Supply Bypassing	30
6.3	Recommended Operating Conditions	6	10.4	Thermal Management	31
6.4	Thermal Information	6	11	デバイスおよびドキュメントのサポート	33
6.5	Electrical Characteristics	7	11.1	ドキュメントのサポート	33
6.6	Typical Characteristics	14	11.2	ドキュメントの更新通知を受け取る方法	33
7	Parameter Measurement Information	18	11.3	コミュニティ・リソース	33
7.1	Differential Voltage Measurement Terminology	18	11.4	商標	33
8	Detailed Description	19	11.5	静電気放電に関する注意事項	33
8.1	Overview	19	11.6	Glossary	33
8.2	Functional Block Diagram	19	12	メカニカル、パッケージ、および注文情報	33
8.3	Feature Description	20			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Revision F (March 2016) から Revision G に変更	Page
Added new rows to the <i>Thermal Information</i> table.	6
Added the <i>Support for PCB Temperature up to 105°C</i> section	32

Revision E (May 2013) から Revision F に変更	Page
ドキュメントのタイトルに「超低付加ジッタ」を	1
次のセクションを追加、更新、または名前変更: 「仕様」、「詳細説明」、「アプリケーションと実装」、「電源に関する推奨事項」、「デバイスおよびドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」	1
Changed $C_{in}$ (typ) from 1 pF to 4 pF (based on updated test method) in <i>Electrical Characteristics: Crystal Interface</i>	8
Added footnote for $V_{LSE}$ parameter in the <i>Electrical Characteristics</i> table.	8
Added "Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz" parameter with 100 MHz and 156.25 MHz Test conditions, Typical values, Max values, and footnotes in <i>Electrical Characteristics: LVPECL Outputs</i>	9
Added "Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz" parameter with 100 MHz and 156.25 MHz Test conditions, Typical values, Max values, and footnotes in <i>Electrical Characteristics: LVDS Outputs</i>	10
Added new paragraph at end of <i>Driving the Clock Inputs</i>	22
Changed "LMK00301" to "LMK00304" in <a href="#">Figure 27</a> and <a href="#">Figure 28</a>	23
Changed $C_{in} = 4$ pF (typ, based on updated test method) in <i>Crystal Interface</i>	23
Added POWER SUPPLY SEQUENCING	29

Revision D (February 2013) から Revision E に変更	Page
Changed $V_{CM}$ text to condition for $V_{IH}$ to $V_{CM}$ parameter group.	8
Deleted $V_{IH}$ min value from <i>Electrical Characteristics</i> table.	8
Deleted $V_{IL}$ max value from <i>Electrical Characteristics</i> table.	8
Added $V_{LSE}$ parameter and spec limits with corresponding table note to <i>Electrical Characteristics Table</i> .	8
Changed third paragraph in <i>Driving the Clock Inputs</i> section to include CLKin* and LVCMOS text. Revised to better	

correspond with information in Electrical Characteristics Table. ....	22
• Changed bypass cap text to signal attenuation text of the fourth paragraph in <i>Driving the Clock Inputs</i> section. ....	22
• Changed <i>Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing</i> image with revised graphic. ....	23
• Added text to second paragraph of <i>Termination for AC Coupled Differential Operation</i> to explain graphic update to <i>Differential LVDS Operation with AC Coupling to Receivers</i> . ....	26
• Changed graphic for <i>Differential LVDS Operation, AC Coupling, No Biasing by the Receiver</i> and updated caption. ....	26

## 5 Pin Configuration and Functions



### Pin Functions<sup>(1)</sup>

PIN		TYPE	DESCRIPTION
NO.	NAME		
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
1, 8 17, 24	GND	GND	Ground
2, 5	V <sub>CCOA</sub>	PWR	Power supply for Bank A Output buffers. V <sub>CCOA</sub> operates from 3.3 V or 2.5 V. The V <sub>CCOA</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>cco</sub> pin. <sup>(2)</sup>
3, 4	CLKoutA0, CLKoutA0*	O	Differential clock output A0. Output type set by CLKout_TYPE pins.
6, 7	CLKoutA1, CLKoutA1*	O	Differential clock output A1. Output type set by CLKout_TYPE pins.
9, 32	CLKout_TYPE0, CLKout_TYPE1	I	Bank A and Bank B output buffer type selection pins <sup>(3)</sup>
10, 28	V <sub>cc</sub>	PWR	Power supply for Core and Input Buffer blocks. The V <sub>cc</sub> supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>cc</sub> pin.
11	OSCin	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
12	OS Cout	O	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.
13, 16	CLKin_SEL0, CLKin_SEL1	I	Clock input selection pins <sup>(3)</sup>
14, 15	CLKin0, CLKin0*	I	Universal clock input 0 (differential/single-ended)
18, 19	CLKoutB1*, CLKoutB1	O	Differential clock output B1. Output type set by CLKout_TYPE pins.
20, 23	V <sub>CCOB</sub>	PWR	Power supply for Bank B Output buffers. V <sub>CCOB</sub> operates from 3.3 V or 2.5 V. The V <sub>CCOB</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>cco</sub> pin. See <a href="#">Absolute Maximum Ratings</a>
21, 22	CLKoutB0*, CLKoutB0	O	Differential clock output B0. Output type set by CLKout_TYPE pins.
25	NC	—	Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in the <a href="#">Absolute Maximum Ratings</a> .
26, 27	CLKin1*, CLKin1	I	Universal clock input 1 (differential/single-ended)
29	REFout	O	LVC MOS reference output. Enable output by pulling REFout_EN pin high.
30	V <sub>CCOC</sub>	PWR	Power supply for REFout buffer. V <sub>CCOC</sub> operates from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>cco</sub> pin. <sup>(2)</sup>
31	REFout_EN	I	REFout enable input. Enable signal is internally synchronized to selected clock input. <sup>(3)</sup>

- (1) Any unused output pins should be left floating with minimum copper length (see note in [Clock Outputs](#)), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See [Clock Outputs](#) for output configuration and [Termination and Use of Clock Drivers](#) for output interface and termination techniques.
- (2) The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- (3) CMOS control input with internal pull-down resistor.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}, V_{CCO}$	Supply Voltages	-0.3	3.6	V
$V_{IN}$	Input Voltage	-0.3	( $V_{CC} + 0.3$ )	V
$T_{STG}$	Storage Temperature Range	-65	+150	°C
$T_L$	Lead Temperature (solder 4 s)		+260	°C
$T_J$	Junction Temperature		+150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Machine model (MM)	±150	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±750 V may actually have higher performance.

### 6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
$T_A$	Ambient Temperature Range	-40	25	85	°C
$T_J$	Junction Temperature			125	°C
$V_{CC}$	Core Supply Voltage Range	3.15	3.3	3.45	V
$V_{CCO}$	Output Supply Voltage Range <sup>(1)(2)</sup>	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

- (1) The output supply voltages or pins ( $V_{CCOA}$ ,  $V_{CCOB}$ , and  $V_{CCOC}$ ) will be called  $V_{CCO}$  in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- (2)  $V_{CCO}$  for any output bank should be less than or equal to  $V_{CC}$  ( $V_{CCO} \leq V_{CC}$ ).

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMK00304	UNIT
		RTV0032A (WQFN)	
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	7.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	11.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1)</sup> <sup>(2)</sup>

		TEST CONDITIONS		MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION <sup>(3)</sup>							
I <sub>CC_CORE</sub>	Core Supply Current, All Outputs Disabled	CLKinX selected			8.5	10.5	mA
		OSCin selected			10	13.5	mA
I <sub>CC_PECL</sub>	Additive Core Supply Current, LVPECL Banks Enabled				38	48	mA
I <sub>CC_LVDS</sub>	Additive Core Supply Current, LVDS Banks Enabled				43	52	mA
I <sub>CC_HCSL</sub>	Additive Core Supply Current, HCSL Banks Enabled				50	58.5	mA
I <sub>CC_CMOS</sub>	Additive Core Supply Current, LVCMOS Output Enabled				3.5	5.5	mA
I <sub>CCO_PECL</sub>	Additive Output Supply Current, LVPECL Banks Enabled	Includes Output Bank Bias and Load Currents for both banks, R <sub>T</sub> = 50 Ω to V <sub>CCO</sub> – 2 V on all outputs			135	163	mA
I <sub>CCO_LVDS</sub>	Additive Output Supply Current, LVDS Banks Enabled				25	34.5	mA
I <sub>CCO_HCSL</sub>	Additive Output Supply Current, HCSL Banks Enabled	Includes Output Bank Bias and Load Currents for both banks, R <sub>T</sub> = 50 Ω on all outputs			65	81.5	mA
I <sub>CCO_CMOS</sub>	Additive Output Supply Current, LVCMOS Output Enabled	200 MHz, C <sub>L</sub> = 5 pF	V <sub>CCO</sub> = 3.3 V ± 5%		9	10	mA
			V <sub>CCO</sub> = 2.5 V ± 5%		7	8	mA
POWER SUPPLY RIPPLE REJECTION (PSRR)							
PSRR <sub>PECL</sub>	Ripple-Induced Phase Spur Level Differential LVPECL Output <sup>(4)</sup>	100 kHz, 100 mVpp Ripple Injected on V <sub>CCO</sub> , V <sub>CCO</sub> = 2.5 V	156.25 MHz		–65		dBc
			312.5 MHz		–63		
PSRR <sub>LVDS</sub>	Ripple-Induced Phase Spur Level Differential LVDS Output <sup>(4)</sup>		156.25 MHz		–76		dBc
			312.5 MHz		–74		
PSRR <sub>HCSL</sub>	Ripple-Induced Phase Spur Level Differential HCSL Output <sup>(4)</sup>		156.25 MHz		–72		dBc
			312.5 MHz		–63		
CMOS CONTROL INPUTS (CLKin_SELn, CLKout_TYPEn, REFout_EN)							
V <sub>IH</sub>	High-Level Input Voltage			1.6		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-Level Input Voltage			GND		0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = V <sub>CC</sub> , Internal pulldown resistor				50	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0 V, Internal pulldown resistor		–5	0.1		μA

- (1) The output supply voltages or pins ( $V_{CCOA}$ ,  $V_{CCOB}$ , and  $V_{CCOC}$ ) will be called  $V_{CCO}$  in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) See [Power Supply Recommendations](#) for more information on current consumption and power dissipation calculations.
- (4) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the  $V_{CCO}$  supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:  $DJ (\text{ps pk-pk}) = [ (2 \times 10^{(PSRR / 20)}) / (\pi \times f_{CLK}) ] \times 1E12$

## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1) (2)</sup>

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLOCK INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*)						
f <sub>CLKin</sub>	Input Frequency Range <sup>(5)</sup>	Functional up to 3.1 GHz Output frequency range and timing specified per output type (refer to LVPECL, LVDS, HCSL, LVCMOS output specifications)	DC		3.1	GHz
V <sub>IHD</sub>	Differential Input High Voltage	CLKin driven differentially			V <sub>CC</sub>	V
V <sub>ILD</sub>	Differential Input Low Voltage		GND			V
V <sub>ID</sub>	Differential Input Voltage Swing <sup>(6)</sup>		0.15		1.3	V
V <sub>CMD</sub>	Differential Input Common Mode Voltage	V <sub>ID</sub> = 150 mV	0.25		V <sub>CC</sub> – 1.2	V
		V <sub>ID</sub> = 350 mV	0.25		V <sub>CC</sub> – 1.1	
		V <sub>ID</sub> = 800 mV	0.25		V <sub>CC</sub> – 0.9	
V <sub>IH</sub>	Single-Ended Input High Voltage	CLKinX driven single-ended (AC or DC coupled), CLKinX* AC coupled to GND or externally biased within V <sub>CM</sub> range			V <sub>CC</sub>	V
V <sub>IL</sub>	Single-Ended Input Low Voltage		GND			V
V <sub>I_SE</sub>	Single-Ended Input Voltage Swing <sup>(7)(8)</sup>		0.3		2	V <sub>pp</sub>
V <sub>CM</sub>	Single-Ended Input Common Mode Voltage		0.25		V <sub>CC</sub> – 1.2	V
ISO <sub>MUX</sub>	Mux Isolation, CLKin0 to CLKin1	f <sub>OFFSET</sub> > 50 kHz, P <sub>CLKinX</sub> = 0 dBm	f <sub>CLKin0</sub> = 100 MHz		–84	dBc
			f <sub>CLKin0</sub> = 200 MHz		–82	
			f <sub>CLKin0</sub> = 500 MHz		–71	
			f <sub>CLKin0</sub> = 1000 MHz		–65	
CRYSTAL INTERFACE (OSCin, OSCout)						
F <sub>CLK</sub>	External Clock Frequency Range <sup>(5)</sup>	OSCin driven single-ended, OSCout floating			250	MHz
F <sub>XTAL</sub>	Crystal Frequency Range	Fundamental mode crystal ESR ≤ 200 Ω (10 to 30 MHz) ESR ≤ 125 Ω (30 to 40 MHz) <sup>(9)</sup>	10		40	MHz
C <sub>IN</sub>	OSCin Input Capacitance			4		pF

(5) Specification is ensured by characterization and is not tested in production.

(6) See [Differential Voltage Measurement Terminology](#) for definition of  $V_{\text{ID}}$  and  $V_{\text{OD}}$  voltages.

(7) Parameter is specified by design, not tested in production.

(8) For clock input frequency  $\geq 100 \text{ MHz}$ , CLKInX can be driven with single-ended (LVCMOS) input swing up to 3.3 Vpp. For clock input frequency  $< 100 \text{ MHz}$ , the single-ended input swing should be limited to 2 Vpp max to prevent input saturation (refer to [Driving the Clock Inputs](#) for interfacing 2.5 V/3.3 V LVCMOS clock input  $< 100 \text{ MHz}$  to CLKInX).

(9) The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to [Crystal Interface](#) for crystal drive level considerations.



## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKin driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1) (2)</sup>

		TEST CONDITIONS		MIN	TYP	MAX	UNIT
LVPECL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)							
f <sub>CLKout_FS</sub>	Maximum Output Frequency Full V <sub>OD</sub> Swing <sup>(5)(10)</sup>	V <sub>OD</sub> ≥ 600 mV, R <sub>L</sub> = 100=Ω differential	V <sub>CCO</sub> = 3.3 V ± 5%, R <sub>T</sub> = 160 Ω to GND	1.0	1.2		GHz
			V <sub>CCO</sub> = 2.5 V ± 5%, R <sub>T</sub> = 91 Ω to GND	0.75	1		
f <sub>CLKout_RS</sub>	Maximum Output Frequency Reduced V <sub>OD</sub> Swing <sup>(5)(10)</sup>	V <sub>OD</sub> ≥ 400 mV, R <sub>L</sub> = 100-Ω differential	V <sub>CCO</sub> = 3.3 V ± 5%, R <sub>T</sub> = 160 Ω to GND	1.5	3.1		GHz
			V <sub>CCO</sub> = 2.5 V ± 5%, R <sub>T</sub> = 91 Ω to GND	1.5	2.3		
Jitter <sub>ADD</sub>	Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz <sup>(5)(11)(12)</sup>	V <sub>CCO</sub> = 2.5 V ± 5%: R <sub>T</sub> = 91 Ω to GND, V <sub>CCO</sub> = 3.3 V ± 5%: R <sub>T</sub> = 160 to GND, R <sub>L</sub> = 100-Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77	98	fs
			CLKin: 156.25 MHz, Slew rate ≥ 3 V/ns		54	78	
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(11)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>T</sub> = 160 Ω to GND, R <sub>L</sub> = 100-Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		59		fs
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		64		
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		30		
Jitter <sub>ADD</sub>	Additive RMS Jitter with LVPECL clock source from LMK03806 <sup>(11)(13)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>T</sub> = 160 Ω to GND, R <sub>L</sub> = 100-Ω differential	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 190 fs RMS (10 kHz to 1 MHz)		20		fs
			CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 195 fs RMS (12 kHz to 20 MHz)		51		
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(14)(15)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>T</sub> = 160 Ω to GND, R <sub>L</sub> = 100 Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		−162.5		dBc/Hz
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		−158.1		
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		−154.4		
DUTY	Duty Cycle <sup>(5)</sup>	50% input clock duty cycle		45%		55%	
V <sub>OH</sub>	Output High Voltage	T <sub>A</sub> = 25°C, DC Measurement, R <sub>T</sub> = 50 Ω to V <sub>CCO</sub> - 2 V		V <sub>CCO</sub> − 1.2	V <sub>CCO</sub> − 0.9	V <sub>CCO</sub> − 0.7	V
V <sub>OL</sub>	Output Low Voltage			V <sub>CCO</sub> − 2	V <sub>CCO</sub> − 1.75	V <sub>CCO</sub> − 1.5	V
V <sub>OD</sub>	Output Voltage Swing <sup>(6)</sup>			600	830	1000	mV

(10) See [Typical Characteristics](#) for output operation over frequency.

(11) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter ( $J_{\text{ADD}}$ ) is calculated using Method #1:  $J_{\text{ADD}} = \text{SQRT}(J_{\text{OUT}}^2 - J_{\text{SOURCE}}^2)$ , where  $J_{\text{OUT}}$  is the total RMS jitter measured at the output driver and  $J_{\text{SOURCE}}$  is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2:  $J_{\text{ADD}} = \text{SQRT}(2 \times 10^{\frac{\text{dBc}}{10}}) / (2 \times \pi \times f_{\text{CLK}})$ , where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor +  $10 \times \log_{10}(20 \text{ MHz} - 1 \text{ MHz})$ . The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the “Noise Floor vs. CLKin Slew Rate” and “RMS Jitter vs. CLKin Slew Rate” plots in [Typical Characteristics](#).

(12) 100-MHz and 156.25-MHz input source from Rohde & Schwarz SMA100A Low-Noise Signal Generator and Sine-to-Square-wave Conversion block.

(13) 156.25-MHz LVPECL clock source from LMK03806 with 20-MHz crystal reference (crystal part number: ECS-200-20-30BU-DU).  $J_{\text{SOURCE}} = 190 \text{ fs RMS}$  (10 kHz to 1 MHz) and  $195 \text{ fs RMS}$  (12 kHz to 20 MHz). Refer to the LMK03806 datasheet for more information.

(14) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is  $\geq 10 \text{ MHz}$ , but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

(15) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, TI recommends using the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1) (2)</sup>

		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(7)</sup>	R <sub>T</sub> = 160 Ω to GND, Uniform transmission line up to 10 in. with 50-Ω characteristic impedance, R <sub>L</sub> = 100-Ω differential C <sub>L</sub> ≤ 5 pF			175	300	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(7)</sup>				175	300	ps
LVDS OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)							
f <sub>CLKout_FS</sub>	Maximum Output Frequency Full V <sub>OD</sub> Swing <sup>(5)(10)</sup>	V <sub>OD</sub> ≥ 250 mV, R <sub>L</sub> = 100-Ω differential		1.0	1.6		GHz
f <sub>CLKout_RS</sub>	Maximum Output Frequency Reduced V <sub>OD</sub> Swing <sup>(5)(10)</sup>	V <sub>OD</sub> ≥ 200 mV, R <sub>L</sub> = 100-Ω differential		1.5	2.1		GHz
Jitter <sub>ADD</sub>	Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz <sup>(5)(11)(12)</sup>	R <sub>L</sub> = 100-Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		94	115	fs
			CLKin: 156.25 MHz, Slew rate ≥ 3 V/ns		70	90	
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(11)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>L</sub> = 100-Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		89		fs
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		77		
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		37		
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(14)(15)</sup>	V <sub>CCO</sub> = 3.3 V, R <sub>L</sub> = 100-Ω differential	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		–159.5		dBc/Hz
			CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		–157		
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		–152.7		
DUTY	Duty Cycle <sup>(5)</sup>	50% input clock duty cycle		45%		55%	
V <sub>OD</sub>	Output Voltage Swing <sup>(6)</sup>	T <sub>A</sub> = 25°C, DC Measurement, R <sub>L</sub> = 100-Ω differential		250	400	450	mV
ΔV <sub>OD</sub>	Change in Magnitude of V <sub>OD</sub> for Complementary Output States			–50		50	mV
V <sub>OS</sub>	Output Offset Voltage			1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complementary Output States			–35		35	mV
I <sub>SA</sub> I <sub>SB</sub>	Output Short Circuit Current Single Ended	T <sub>A</sub> = 25°C, Single-ended outputs shorted to GND		–24		24	mA
I <sub>SAB</sub>	Output Short Circuit Current Differential	Complementary outputs tied together		–12		12	mA
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(7)</sup>	Uniform transmission line up to 10 inches with 50-Ω characteristic impedance, R <sub>L</sub> = 100 Ω differential, C <sub>L</sub> ≤ 5 pF			175	300	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(7)</sup>				175	300	ps

## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^{\circ}\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1)</sup> <sup>(2)</sup>

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>HCSL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)</b>						
$f_{\text{CLKout}}$	Output Frequency Range <sup>(5)</sup>	$R_L = 50\text{ }\Omega$ to GND, $C_L \leq 5\text{ pF}$	DC		400	MHz
Jitter <sub>ADD_PCIE</sub>	Additive RMS Phase Jitter for PCIe 3.0 <sup>(5)</sup>	PCIe Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz		0.03	0.15	ps
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(11)</sup>	$V_{CCO} = 3.3\text{ V}$ , $R_T = 50\text{ }\Omega$ to GND	CLKIn: 100 MHz, Slew rate $\geq 3\text{ V/ns}$	77		fs
			CLKIn: 156.25 MHz, Slew rate $\geq 2.7\text{ V/ns}$	86		
Noise Floor	Noise Floor $f_{\text{OFFSET}} \geq 10\text{ MHz}$ <sup>(14)</sup> <sup>(15)</sup>	$V_{CCO} = 3.3\text{ V}$ , $R_T = 50\text{ }\Omega$ to GND	CLKIn: 100 MHz, Slew rate $\geq 3\text{ V/ns}$	–161.3		dBc/Hz
			CLKIn: 156.25 MHz, Slew rate $\geq 2.7\text{ V/ns}$	–156.3		
DUTY	Duty Cycle <sup>(5)</sup>	50% input clock duty cycle	45%		55%	
$V_{OH}$	Output High Voltage	$T_A = 25\text{ }^{\circ}\text{C}$ , DC Measurement, $R_T = 50\text{ }\Omega$ to GND	520	810	920	mV
$V_{OL}$	Output Low Voltage		–150	0.5	150	mV
$V_{CROSS}$	Absolute Crossing Voltage <sup>(5)</sup> <sup>(16)</sup>	$R_L = 50\text{ }\Omega$ to GND, $C_L \leq 5\text{ pF}$	250	350	460	mV
$\Delta V_{CROSS}$	Total Variation of $V_{CROSS}$ <sup>(5)</sup> <sup>(16)</sup>				140	mV
$t_R$	Output Rise Time 20% to 80% <sup>(7)</sup> <sup>(16)</sup>	250 MHz, Unifrom transmission line up to 10 inches with 50- $\Omega$ characteristic impedance, $R_L = 50\text{ }\Omega$ to GND, $C_L \leq 5\text{ pF}$		300	500	ps
$t_F$	Output Fall Time 80% to 20% <sup>(7)</sup> <sup>(16)</sup>			300	500	ps

(16) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ ,  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , CLK<sub>in</sub> driven differentially, input slew rate  $\geq 3 \text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1)</sup> <sup>(2)</sup>

		TEST CONDITIONS		MIN	TYP	MAX	UNIT
LVCMOS OUTPUT (REFout)							
f <sub>CLKout</sub>	Output Frequency Range <sup>(5)</sup>	C <sub>L</sub> ≤ 5 pF		DC		250	MHz
Jitter <sub>ADD</sub>	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz <sup>(11)</sup>	V <sub>CCO</sub> = 3.3 V, C <sub>L</sub> ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		95		fs
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(14)(15)</sup>	V <sub>CCO</sub> = 3.3 V, C <sub>L</sub> ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		−159.3		dBc/Hz
DUTY	Duty Cycle <sup>(5)</sup>	50% input clock duty cycle		45%		55%	
V <sub>OH</sub>	Output High Voltage	1-mA load		V <sub>CCO</sub> − 0.1			V
V <sub>OL</sub>	Output Low Voltage			0.1			V
I <sub>OH</sub>	Output High Current (Source)	Vo = V <sub>CCO</sub> / 2	V <sub>CCO</sub> = 3.3 V	28			mA
			V <sub>CCO</sub> = 2.5 V	20			
I <sub>OL</sub>	Output Low Current (Sink)		V <sub>CCO</sub> = 3.3 V	28			mA
			V <sub>CCO</sub> = 2.5 V	20			
t <sub>R</sub>	Output Rise Time 20% to 80% <sup>(7)(16)</sup>	250 MHz, Uniform transmission line up to 10 inches with 50-Ω characteristic impedance, R <sub>L</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF		225		400	ps
t <sub>F</sub>	Output Fall Time 80% to 20% <sup>(7)(16)</sup>			225		400	ps
t <sub>EN</sub>	Output Enable Time <sup>(17)</sup>	C <sub>L</sub> ≤ 5 pF				3	cycles
t <sub>DIS</sub>	Output Disable Time <sup>(17)</sup>					3	cycles

(17) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout\_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout\_EN is pulled low. The REFout\_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.

## Electrical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^{\circ}\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1)</sup> <sup>(2)</sup>

		TEST CONDITIONS		MIN	TYP	MAX	UNIT
PROPAGATION DELAY and OUTPUT SKEW							
t <sub>PD_PECL</sub>	Propagation Delay CLKin-to-LVPECL <sup>(7)</sup>	R <sub>T</sub> = 160 Ω to GND, R <sub>L</sub> = 100-Ω differential, C <sub>L</sub> ≤ 5 pF		180	360	540	ps
t <sub>PD_LVDS</sub>	Propagation Delay CLKin-to-LVDS <sup>(7)</sup>	R <sub>L</sub> = 100-Ω differential, C <sub>L</sub> ≤ 5 pF		200	400	600	ps
t <sub>PD_HCSL</sub>	Propagation Delay CLKin-to-HCSL <sup>(7)(16)</sup>	R <sub>T</sub> = 50 Ω to GND, C <sub>L</sub> ≤ 5 pF		295	590	885	ps
t <sub>PD_CMOS</sub>	Propagation Delay CLKin-to-LVCMOS <sup>(7)(16)</sup>	C <sub>L</sub> ≤ 5 pF	V <sub>CCO</sub> = 3.3 V	900	1475	2300	ps
			V <sub>CCO</sub> = 2.5 V	1000	1550	2700	
t <sub>SK(O)</sub>	Output Skew LVPECL/LVDS/HCSL <sup>(5)(16)(18)</sup>	Skew specified between any two CLKouts with the same buffer type. Load conditions per output type are the same as propagation delay specifications.		30		50	ps
t <sub>SK(PP)</sub>	Part-to-Part Output Skew LVPECL/LVDS/HCSL <sup>(7)(16)(18)</sup>			80		120	ps

(18) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

## 6.6 Typical Characteristics

Unless otherwise specified:  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^{\circ}\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Consult [Table 1](#) at the end of the *Typical Characteristics* section for graph notes.




Figure 1. LVPECL Output Swing ( $V_{OD}$ ) vs. Frequency




Figure 2. LVDS Output Swing ( $V_{OD}$ ) vs. Frequency




Figure 3. LVPECL Output Swing at 156.25 MHz




Figure 4. LVDS Output Swing at 156.25 MHz




Figure 5. LVPECL Output Swing at 1.5 GHz






Figure 6. LVDS Output Swing at 1.5 GHz

## Typical Characteristics (continued)


Unless otherwise specified:  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^{\circ}\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Consult Table 1 at the end of the *Typical Characteristics* section for graph notes.




**Figure 7. HCSL Output Swing at 250 MHz**




**Figure 8. LVCMOS Output Swing at 250 MHz**




**Figure 9. Noise Floor vs. CLKIn Slew Rate at 100 MHz**



**Figure 10. Noise Floor vs. CLKIn Slew Rate at 156.25 MHz**



**Figure 11. Noise Floor vs. CLKIn Slew Rate at 625 MHz**




See Note 1 in Graph Notes table

**Figure 12. RMS Jitter vs. CLKIn Slew Rate at 100 MHz**

## Typical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Consult Table 1 at the end of the Typical Characteristics section for graph notes.



See Note 1 in Graph Notes table

Figure 13. RMS Jitter vs. CLKIn Slew Rate at 156.25 MHz




Figure 14. RMS Jitter vs. CLKIn Slew Rate at 625 MHz




Figure 15. PSRR vs. Ripple Frequency at 156.25 MHz




Figure 16. PSRR vs. Ripple Frequency at 312.5 MHz





Figure 17. Propagation Delay vs. Temperature




See Note 1 in Graph Notes table

Figure 18. LVPECL Phase Noise at 100 MHz




## Typical Characteristics (continued)

Unless otherwise specified:  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , CLKIn driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Consult [Table 1](#) at the end of the *Typical Characteristics* section for graph notes.




See Note 1 in Graph Notes table

**Figure 19. LVDS Phase Noise at 100 MHz**




See Note 1 in Graph Notes table

**Figure 20. HCSL Phase Noise at 100 MHz**



See Notes 2 and 3 in Graph Notes table

**Figure 21. Crystal Power Dissipation vs.  $R_{LIM}$**



See Notes 2 and 3 in Graph Notes table

**Figure 22. LVDS Phase Noise in Crystal Mode**

**Table 1. Graph Notes**

NOTE	
(1)	The typical RMS jitter values in the plots show the total output RMS jitter ( $J_{OUT}$ ) for each output buffer type and the source clock RMS jitter ( $J_{SOURCE}$ ). From these values, the Additive RMS Jitter can be calculated as: $J_{ADD} = \text{SQRT}(J_{OUT}^2 - J_{SOURCE}^2)$ .
(2)	20 MHz crystal characteristics: Abracon ABL series, AT cut, $C_L = 18\text{ pF}$ , $C_0 = 4.4\text{ pF}$ measured (7 pF max), ESR = 8.5 $\Omega$ measured (40 $\Omega$ max), and Drive Level = 1 mW max (100 $\mu\text{W}$ typical).
(3)	40 MHz crystal characteristics: Abracon ABLS2 series, AT cut, $C_L = 18\text{ pF}$ , $C_0 = 5\text{ pF}$ measured (7 pF max), ESR = 5 $\Omega$ measured (40 $\Omega$ max), and Drive Level = 1 mW max (100 $\mu\text{W}$ typical).

## 7 Parameter Measurement Information

### 7.1 Differential Voltage Measurement Terminology


The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.


The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{OD}$  as described in the first description.

Figure 23 illustrates the two different definitions side-by-side for inputs and Figure 24 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  (or  $V_{OD}$ ) definition shows the DC levels,  $V_{IH}$  and  $V_{OL}$  (or  $V_{OH}$  and  $V_{OL}$ ), that the non-inverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

$V_{ID}$  and  $V_{OD}$  are often defined as volts (V) and  $V_{SS}$  is often defined as volts peak-to-peak ( $V_{PP}$ ).



**Figure 23. Two Different Definitions for Differential Input Signals**



**Figure 24. Two Different Definitions for Differential Output Signals**


Refer to Application Note AN-912 [Common Data Transmission Parameters and their Definitions](#) (SNLA036) for more information.

## 8 Detailed Description

### 8.1 Overview

The LMK00304 is a 4-output differential clock fanout buffer with low additive jitter that can operate up to 3.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 2 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 32-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 $V_{CC}$ and $V_{CCO}$ Power Supplies

The LMK00304 has separate 3.3 V core supply ( $V_{CC}$ ) and 3 independent 3.3 V/2.5 V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for LVPECL ( $V_{OH}$ ,  $V_{OL}$ ) and LVCMOS ( $V_{OH}$ ) are referenced to its respective  $V_{CCO}$  supply, while the output levels for LVDS and HCSL are relatively constant over the specified  $V_{CCO}$  range. Refer to [Power Supply Recommendations](#) for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

#### NOTE

Care should be taken to ensure the  $V_{CCO}$  voltages do not exceed the  $V_{CC}$  voltage to prevent turning-on the internal ESD protection circuitry.

### 8.3.2 Clock Inputs

The input clock can be selected from CLKIn0/CLKIn0\*, CLKIn1/CLKIn1\*, or OSCIn. Clock input selection is controlled using the CLKIn\_SEL[1:0] inputs as shown in [Table 2](#). Refer to [Driving the Clock Inputs](#) for clock input requirements. When CLKIn0 or CLKIn1 is selected, the crystal circuit is powered down. When OSCIn is selected, the crystal oscillator circuit will start-up and its clock will be distributed to all outputs. Refer to [Crystal Interface](#) for more information. Alternatively, OSCIn may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

**Table 2. Input Selection**

CLKIn_SEL1	CLKIn_SEL0	SELECTED INPUT
0	0	CLKIn0, CLKIn0*
0	1	CLKIn1, CLKIn1*
1	X	OSCIn

[Table 3](#) shows the output logic state vs. input state when either CLKIn0/CLKIn0\* or CLKIn1/CLKIn1\* is selected. When OSCIn is selected, the output state will be an inverted copy of the OSCIn input state.

**Table 3. CLKIn Input vs. Output States**

STATE of SELECTED CLKIn	STATE of ENABLED OUTPUTS
CLKInX and CLKInX* inputs floating	Logic low
CLKInX and CLKInX* inputs shorted together	Logic low
CLKIn logic low	Logic low
CLKIn logic high	Logic high

### 8.3.3 Clock Outputs

The differential output buffer type for both Bank A and B outputs are configured using the CLKout\_TYPE[1:0] as shown in [Table 4](#). For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If all differential outputs are not used, it is recommended to disable (Hi-Z) the banks to reduce power. Refer to [Termination and Use of Clock Drivers](#) for more information on output interface and termination techniques.

#### NOTE

For best soldering practices, the minimum trace length for any unused pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

**Table 4. Differential Output Buffer Type Selection**

CLKout_TYPE1	CLKout_TYPE0	CLKoutX BUFFER TYPE (BANK A and B)
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	Disabled (Hi-Z)

#### 8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the Vcco voltage. REFout can be enabled or disabled using the enable input pin, REFout\_EN, as shown in [Table 5](#).

**Table 5. Reference Output Enable**

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout\_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within 3 cycles ( $t_{EN}$ ) of the input clock after REFout\_EN is toggled high. REFout will be disabled within 3 cycles ( $t_{DIS}$ ) of the input clock after REFout\_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1 k $\Omega$  load to ground, then the output will be pulled to low when disabled.

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Driving the Clock Inputs

The LMK00304 has two universal inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*) that can accept DC-coupled 3.3V/2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in [Electrical Characteristics](#). The device can accept a wide range of signals due to its wide input common mode voltage range ( $V_{CM}$ ) and input voltage swing ( $V_{ID}$ ) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the  $V_{CM}$  range. Refer to [Termination and Use of Clock Drivers](#) for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the “Noise Floor vs. CLKin Slew Rate” and “RMS Jitter vs. CLKin Slew Rate” plots in [Typical Characteristics](#).

While it is recommended to drive the CLKin/CLKin\* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the [Electrical Characteristics](#). For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50  $\Omega$  load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in [Figure 25](#). The output impedance of the LVCMOS driver plus  $R_S$  should be close to 50  $\Omega$  to match the characteristic impedance of the transmission line and load termination.




**Figure 25. Single-Ended LVCMOS Input, AC Coupling**

A single-ended clock may also be DC coupled to CLKinX as shown in [Figure 26](#). A 50- $\Omega$  load resistor should be placed near the CLKin input for signal attenuation and line termination. Because half of the single-ended swing of the driver ( $V_{O,PP} / 2$ ) drives CLKinX, CLKinX\* should be externally biased to the midpoint voltage of the attenuated input swing ( $(V_{O,PP} / 2) \times 0.5$ ). The external bias voltage should be within the specified input common mode voltage ( $V_{CM}$ ) range. This can be achieved using external biasing resistors in the k $\Omega$  range ( $R_{B1}$  and  $R_{B2}$ ) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.


If the LVCMOS driver cannot achieve sufficient swing with a DC-terminated 50  $\Omega$  load at the CLKinX input as shown in [Figure 26](#), then consider connecting the 50  $\Omega$  load termination to ground through a capacitor ( $C_{AC}$ ). This AC termination blocks the DC load current on the driver, so the voltage swing at the input is determined by the voltage divider formed by the source ( $R_O + R_S$ ) and 50  $\Omega$  load resistors. The value for  $C_{AC}$  depends on the trace delay,  $T_d$ , of the 50  $\Omega$  transmission line, where  $C_{AC} \geq 3 \cdot T_d / 50 \Omega$ .

## Driving the Clock Inputs (continued)



**Figure 26. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing**


If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with a single-ended external clock as shown in [Figure 27](#). The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either universal input (CLKinX) since it offers higher operating frequency, better common mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.



**Figure 27. Driving OSCin with a Single-Ended Input**

## 9.2 Crystal Interface

The LMK00304 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in [Figure 28](#).



**Figure 28. Crystal Interface**

The load capacitance ( $C_L$ ) is specific to the crystal, but usually on the order of 18 - 20 pF. While  $C_L$  is specified for the crystal, the OSCin input capacitance ( $C_{IN} = 4$  pF typical) of the device and PCB stray capacitance ( $C_{STRAY} \sim 1\text{--}3$  pF) can affect the discrete load capacitor values,  $C_1$  and  $C_2$ .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 * C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY} \quad (1)$$

Typically,  $C_1 = C_2$  for optimum symmetry, so [Equation 1](#) can be rewritten in terms of  $C_1$  only:

$$C_L = C_1^2 / (2 * C_1) + C_{IN} + C_{STRAY} \quad (2)$$

Finally, solve for  $C_1$ :

$$C_1 = (C_L - C_{IN} - C_{STRAY}) * 2 \quad (3)$$

## Crystal Interface (continued)

[Electrical Characteristics](#) provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal,  $P_{XTAL}$ , can be computed by:

$$P_{XTAL} = I_{RMS}^2 * R_{ESR} * (1 + C_0/C_L)^2$$

where

- $I_{RMS}$  is the RMS current through the crystal.
  - $R_{ESR}$  is the max. equivalent series resistance specified for the crystal
  - $C_L$  is the load capacitance specified for the crystal
  - $C_0$  is the min. shunt capacitance specified for the crystal
- (4)

$I_{RMS}$  can be measured using a current probe (e.g. Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in [Figure 28](#), an external resistor,  $R_{LIM}$ , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with  $R_{LIM}$  shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with  $R_{LIM}$  shorted, then a zero value for  $R_{LIM}$  can be used. As a starting point, a suggested value for  $R_{LIM}$  is 1.5 k $\Omega$ .

## 9.3 Termination and Use of Clock Drivers


When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - LVDS outputs are current drivers and require a closed current loop.
  - HCSL drivers are switched current outputs and require a DC path to ground via 50  $\Omega$  termination.
  - LVPECL outputs are open emitter and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the data sheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common mode voltage).

### 9.3.1 Termination for DC-Coupled Differential Operation

For DC-coupled operation of an LVDS driver, terminate with 100  $\Omega$  as close as possible to the LVDS receiver as shown in [Figure 29](#).




**Figure 29. Differential LVDS Operation, DC Coupling, No Biasing by the Receiver**




## Termination and Use of Clock Drivers (continued)

For DC-coupled operation of an HCSL driver, terminate with  $50\ \Omega$  to ground near the driver output as shown in Figure 30. Series resistors,  $R_s$ , may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the  $50\text{-}\Omega$  termination resistors.




**Figure 30. HCSL Operation, DC Coupling**

For DC-coupled operation of an LVPECL driver, terminate with  $50\ \Omega$  to  $V_{CC0} - 2\text{ V}$  as shown in Figure 31. Alternatively terminate with a Thevenin equivalent circuit as shown in Figure 32 for  $V_{CC0}$  (output driver supply voltage) = 3.3 V and 2.5 V. In the Thevenin equivalent circuit, the resistor dividers set the output termination voltage ( $V_{TT}$ ) to  $V_{CC0} - 2\text{ V}$ .



**Figure 31. Differential LVPECL Operation, DC Coupling**



**Figure 32. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent**

## Termination and Use of Clock Drivers (continued)

### 9.3.2 Termination for AC-Coupled Differential Operation


AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Because AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

When driving differential receivers with an LVDS driver, the signal may be AC coupled by adding DC-blocking capacitors; however the proper DC bias point needs to be established at both the driver side and the receiver side. The recommended termination scheme depends on whether the differential receiver has integrated termination resistors or not.

When driving a differential receiver without internal 100-Ω differential termination, the AC-coupling capacitors should be placed between the load termination resistor and the receiver to allow a DC path for proper biasing of the LVDS driver. This is shown in [Figure 33](#). The load termination resistor and AC-coupling capacitors should be placed as close as possible to the receiver inputs to minimize stub length. The receiver can be biased internally or externally to a reference voltage within the receiver's common mode input range through resistors in the kilo-ohm range.


When driving a differential receiver with internal 100-Ω differential termination, a source termination resistor should be placed before the AC-coupling capacitors for proper DC biasing of the driver as shown in [Figure 34](#). However, with a 100-Ω resistor at the source and the load (that is, double terminated), the equivalent resistance seen by the LVDS driver is 50 Ω which causes the effective signal swing at the input to be reduced by half. If a self-terminated receiver requires input swing greater than 250 mVpp (differential) as well as AC coupling to its inputs, then the LVDS driver with the double-terminated arrangement in [Figure 34](#) may not meet the minimum input swing requirement; alternatively, the LVPECL or HCSL output driver format with AC coupling is recommended to meet the minimum input swing required by the self-terminated receiver.

When using AC coupling with LVDS outputs, there may be a startup delay observed in the clock output due to capacitor charging. The examples in [Figure 33](#) and [Figure 34](#) use 0.1-μF capacitors, but this value may be adjusted to meet the startup requirements for the particular application.



LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 160-Ω emitter resistors (or 91 Ω for  $V_{CC0} = 2.5$  V) close to the LVPECL driver to provide a DC path to ground as shown in [Figure 38](#). For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is 2 V. Alternatively, a Thevenin equivalent circuit forms a valid termination as shown in [Figure 35](#) for  $V_{CC0} = 3.3$  V and 2.5 V. Note: this Thevenin circuit is different from the DC coupled example in [Figure 32](#), since the voltage divider is setting the input common mode voltage of the receiver.

## Termination and Use of Clock Drivers (continued)




**Figure 35. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent**


### 9.3.3 Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK00304 LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminate the unused driver. When DC coupling on of the LMK00304 LVPECL drivers, the termination should be 50 Ω to VCCO – 2 V as shown in Figure 36. The Thevenin equivalent circuit is also a valid termination as shown in Figure 37 for VCCO = 3.3 V.




**Figure 36. Single-Ended LVPECL Operation, DC Coupling**



**Figure 37. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent**

## Termination and Use of Clock Drivers (continued)

When AC coupling an LVPECL driver use a 160- $\Omega$  emitter resistor (or 91  $\Omega$  for  $V_{CCO} = 2.5$  V) to provide a DC path to ground and ensure a 50- $\Omega$  termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V. If the companion driver is not used, it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 VDC) is required for safe and proper operation. The internal 50  $\Omega$  termination the test equipment correctly terminates the LVPECL driver being measured as shown in [Figure 38](#). When using only one LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminate the unused driver.



**Figure 38. Single-Ended LVPECL Operation, AC Coupling**

## 10 Power Supply Recommendations

### 10.1 Power Supply Sequencing

When powering the V<sub>CC</sub> and V<sub>CCO</sub> pins from separate supply rails, TI recommends that the supplies to reach their regulation point at approximately the same time while ramping up, or reach ground potential at the same time while ramping down. Using simultaneous or ratiometric power supply sequencing prevents internal current flow from V<sub>CC</sub> to V<sub>CCO</sub> pins that could occur when V<sub>CC</sub> is powered before V<sub>CCO</sub>.

### 10.2 Current Consumption and Power Dissipation Calculations

The current consumption values specified in [Electrical Characteristics](#) can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V<sub>CC</sub> core supply current (I<sub>CC\_TOTAL</sub>) can be calculated using [Equation 5](#):

$$I_{CC\_TOTAL} = I_{CC\_CORE} + I_{CC\_BANKS} + I_{CC\_CMOS}$$

where

- I<sub>CC\_CORE</sub> is the V<sub>CC</sub> current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I<sub>CC\_BANKS</sub> is the V<sub>CC</sub> current for Banks A & B and depends on the selected output type (I<sub>CC\_PECL</sub>, I<sub>CC\_LVDS</sub>, I<sub>CC\_HCSL</sub>, or 0 mA if disabled).
- I<sub>CC\_CMOS</sub> is the V<sub>CC</sub> current for the LVCMOS output (or 0 mA if REFout is disabled).

Because the output supplies (V<sub>CCOA</sub>, V<sub>CCOB</sub>, V<sub>CCOC</sub>) can be powered from 3 independent voltages, the respective output supply currents (I<sub>CCO\_BANK\_A</sub>, I<sub>CCO\_BANK\_B</sub>, and I<sub>CCO\_CMOS</sub>) should be calculated separately.

I<sub>CCO\_BANK</sub> for either Bank A or B may be taken as 50% of the corresponding output supply current specified for two banks (I<sub>CCO\_PECL</sub>, I<sub>CCO\_LVDS</sub>, or I<sub>CCO\_HCSL</sub>) **provided the output loading matches the specified conditions**. Otherwise, I<sub>CCO\_BANK</sub> should be calculated per bank using [Equation 6](#):

$$I_{CCO\_BANK} = I_{BANK\_BIAS} + (N \times I_{OUT\_LOAD})$$

where

- I<sub>BANK\_BIAS</sub> is the output bank bias current (fixed value).
- I<sub>OUT\_LOAD</sub> is the DC load current per loaded output pair.
- N is the number of loaded output pairs (N = 0 to 2).

[Table 6](#) shows the typical I<sub>BANK\_BIAS</sub> values and I<sub>OUT\_LOAD</sub> expressions for LVPECL, LVDS, and HCSL.

For LVPECL, it is possible to use a larger termination resistor (R<sub>T</sub>) to ground instead of terminating with 50 Ω to V<sub>TT</sub> = V<sub>CCO</sub> - 2 V; this technique is commonly used to eliminate the extra termination voltage supply (V<sub>TT</sub>) and potentially reduce device power dissipation at the expense of lower output swing. For example, when V<sub>CCO</sub> is 3.3 V, a R<sub>T</sub> value of 160 Ω to ground will eliminate the 1.3 V termination supply without sacrificing much output swing. In this case, the typical I<sub>OUT\_LOAD</sub> is 25 mA, so I<sub>CCO\_BANK</sub> for one LVPECL bank reduces to 63 mA (vs. 67.5 mA with 50 Ω resistors to V<sub>CCO</sub> - 2 V).

**Table 6. Typical Output Bank Bias and Load Currents**

CURRENT PARAMETER	LVPECL	LVDS	HCSL
I <sub>BANK_BIAS</sub>	13 mA	11.6 mA	2.4 mA
I <sub>OUT_LOAD</sub>	(V <sub>OH</sub> - V <sub>TT</sub> )/R <sub>T</sub> + (V <sub>OL</sub> - V <sub>TT</sub> )/R <sub>T</sub>	0 mA (No DC load current)	V <sub>OH</sub> /R <sub>T</sub>

Once the current consumption is known for each supply, the total power dissipation (P<sub>TOTAL</sub>) can be calculated:

$$P_{TOTAL} = (V_{CC} \times I_{CC\_TOTAL}) + (V_{CCOA} \times I_{CCO\_BANK}) + (V_{CCOB} \times I_{CCO\_BANK}) + (V_{CCOC} \times I_{CCO\_CMOS}) \quad (8)$$

If the device is configured with LVPECL and/or HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P<sub>RT\_PECL</sub> and P<sub>RT\_HCSL</sub>) and in any LVPECL termination voltages (P<sub>VTT\_PECL</sub>). The external power dissipation values can be calculated as follows:

$$P_{RT\_PECL} \text{ (per LVPECL pair)} = (V_{OH} - V_{TT})^2/R_T + (V_{OL} - V_{TT})^2/R_T \quad (9)$$

$$P_{VTT\_PECL} \text{ (per LVPECL pair)} = V_{TT} \times [(V_{OH} - V_{TT})/R_T + (V_{OL} - V_{TT})/R_T] \quad (10)$$

$$P_{RT\_HCSL} \text{ (per HCSL pair)} = V_{OH}^2 / R_T$$

Finally, the IC power dissipation ( $P_{\text{DEVICE}}$ ) can be computed by subtracting the external power dissipation values from  $P_{\text{TOTAL}}$  as follows:

$$P_{\text{DEVICE}} = P_{\text{TOTAL}} - N_1 \times (P_{\text{RT\_PECL}} + P_{\text{VTT\_PECL}}) - N_2 \times P_{\text{RT\_HCSL}}$$

where

- $N_1$  is the number of LVPECL output pairs with termination resistors to  $V_{\text{TT}}$  (usually  $V_{\text{CCO}} - 2 \text{ V}$  or GND).
- $N_2$  is the number of HCSL output pairs with termination resistors to GND.

(11)

### 10.2.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in [Electrical Characteristics](#) are used.

- Max  $V_{\text{CC}} = V_{\text{CCO}} = 3.465 \text{ V}$ . Max  $I_{\text{CC}}$  and  $I_{\text{CCO}}$  values.
- CLKin0/CLKin0\* input is selected.
- Banks A and B are configured for LVPECL: all outputs terminated with  $50 \Omega$  to  $V_{\text{T}} = V_{\text{CCO}} - 2 \text{ V}$ .
- REFout is enabled with 5-pF load.
- $T_{\text{A}} = 85^\circ\text{C}$

Using the power calculations from the previous section and *maximum* supply current specifications, we can compute  $P_{\text{TOTAL}}$  and  $P_{\text{DEVICE}}$ .

- From [Equation 5](#):  $I_{\text{CC\_TOTAL}} = 10.5 \text{ mA} + 48 \text{ mA} + 5.5 \text{ mA} = 64 \text{ mA}$
- From  $I_{\text{CCO\_PECL}}$  max spec:  $I_{\text{CCO\_BANK}} = 50\%$  of  $I_{\text{CCO\_PECL}} = 81.5 \text{ mA}$
- From [Equation 7](#):  $P_{\text{TOTAL}} = (3.465 \text{ V} \times 64 \text{ mA}) + (3.465 \text{ V} \times 81.5 \text{ mA}) + (3.465 \text{ V} \times 81.5 \text{ mA}) + (3.465 \text{ V} \times 10 \text{ mA}) = 821 \text{ mW}$
- From [Equation 8](#):  $P_{\text{RT\_PECL}} = ((2.57 \text{ V} - 1.47 \text{ V})^2 / 50 \Omega) + ((1.72 \text{ V} - 1.47 \text{ V})^2 / 50 \Omega) = 25.5 \text{ mW}$  (per output pair)
- From [Equation 9](#):  $P_{\text{VTT\_PECL}} = 1.47 \text{ V} \times [ ((2.57 \text{ V} - 1.47 \text{ V}) / 50 \Omega) + ((1.72 \text{ V} - 1.47 \text{ V}) / 50 \Omega) ] = 39.5 \text{ mW}$  (per output pair)
- From [Equation 10](#):  $P_{\text{RT\_HCSL}} = 0 \text{ mW}$  (no HCSL outputs)
- From [Equation 11](#):  $P_{\text{DEVICE}} = 821 \text{ mW} - (4 \times (25.5 \text{ mW} + 39.5 \text{ mW})) - 0 \text{ mW} = 561 \text{ mW}$

In this worst-case example, the IC device will dissipate about 561 mW or 68% of the total power (821 mW), while the remaining 32% will be dissipated in the emitter resistors (102 mW for 4 pairs) and termination voltage (158 mW into  $V_{\text{CCO}} - 2 \text{ V}$ ). Based on  $\theta_{\text{JA}}$  of  $38.1^\circ\text{C/W}$ , the estimate die junction temperature would be about  $21.4^\circ\text{C}$  above ambient, or  $106.4^\circ\text{C}$  when  $T_{\text{A}} = 85^\circ\text{C}$ .

## 10.3 Power Supply Bypassing

The  $V_{\text{CC}}$  and  $V_{\text{CCO}}$  power supplies should have a high-frequency bypass capacitor, such as  $0.1 \mu\text{F}$  or  $0.01 \mu\text{F}$ , placed very close to each supply pin.  $1\text{-}\mu\text{F}$  to  $10\text{-}\mu\text{F}$  decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

### 10.3.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00304, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

## Power Supply Bypassing (continued)

For the LMK00304, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the Vcco supply. The PSRR test setup is shown in Figure 39.




Figure 39. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the Vcco supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the Vcco pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on Vcco = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$DJ \text{ (ps pk-pk)} = [(2 \times 10^{(PSRR / 20)}) / (\pi \times f_{CLK})] \times 10^{12} \quad (12)$$

The “PSRR vs. Ripple Frequency” plots in [Typical Characteristics](#) show the ripple-induced phase spur levels for the differential output types at 156.25 MHz and 312.5 MHz. The LMK00304 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range for all differential output types. The phase spur levels for LVPECL are below –64 dBc at 156.25 MHz and below –62 dBc at 312.5 MHz. Using [Equation 12](#), these phase spur levels translate to Deterministic Jitter values of 2.57 ps pk-pk at 156.25 MHz and 1.62 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for Vcco = 3.3 V under the same ripple amplitude and frequency conditions.


## 10.4 Thermal Management

Power dissipation in the LMK00304 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate, T<sub>A</sub> (ambient temperature) plus device power dissipation times θ<sub>JA</sub> should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

## Thermal Management (continued)

A recommended land and via pattern is shown in [Figure 40](#). More information on soldering WQFN packages can be obtained at: <http://www.ti.com/packaging>.



**Figure 40. Recommended Land and Via Pattern**

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in [Figure 40](#) should connect these top and bottom copper layers and to the ground layer. These vias act as “heat pipes” to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

### 10.4.1 Support for PCB Temperature up to 105°C

The LMK00304 can maintain a safe junction temperature below the recommended maximum value of 125°C even when operated on a PCB with a maximum board temperature ( $T_b$ ) of 105°C. This is shown by the following example calculation, which assumes the worst-case IC power dissipation ( $P_{\text{DEVICE}}$ ) from [Power Dissipation Example: Worst-Case Dissipation](#) and a 4-layer JEDEC test board with no airflow.

$$T_J = T_b + (\psi_{jb} \times P_{\text{DEVICE}})$$

where

- $T_b = 105^\circ\text{C}$
  - $\psi_{jb} = 11.9^\circ\text{C/W}$
  - $P_{\text{DEVICE}} = 561 \text{ mW}$
- (13)

$$T_J = 111.7^\circ\text{C}$$
(14)



## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

関連資料については、以下を参照してください。

『[AN-912 データ転送の一般的なパラメータとその定義](#)』(SNLA036)

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** TIのE2E ( *Engineer-to-Engineer* ) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LMK00304SQ/NOPB</a>	Active	Production	WQFN (RTV)   32	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00304
LMK00304SQ/NOPB.A	Active	Production	WQFN (RTV)   32	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00304
<a href="#">LMK00304SQE/NOPB</a>	Active	Production	WQFN (RTV)   32	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00304
LMK00304SQE/NOPB.A	Active	Production	WQFN (RTV)   32	250   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00304
<a href="#">LMK00304SQX/NOPB</a>	Active	Production	WQFN (RTV)   32	2500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00304
LMK00304SQX/NOPB.A	Active	Production	WQFN (RTV)   32	2500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00304

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00304SQ/NOPB	WQFN	RTV	32	1000	177.8	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LMK00304SQE/NOPB	WQFN	RTV	32	250	177.8	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LMK00304SQX/NOPB	WQFN	RTV	32	2500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00304SQ/NOPB	WQFN	RTV	32	1000	208.0	191.0	35.0
LMK00304SQE/NOPB	WQFN	RTV	32	250	208.0	191.0	35.0
LMK00304SQX/NOPB	WQFN	RTV	32	2500	356.0	356.0	36.0



## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



4224386/B 04/2019


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RTV0032A

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
**BASED ON 0.125 MM THICK STENCIL**  
**SCALE: 20X**

EXPOSED PAD 33  
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224386/B 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated