



LMH9226 シングルエンド、差動 2.3GHz~2.9GHz RF アンプ、バラン付き

1 特長

- シングル・チャネル、シングルエンド入力から差動出力への RF ゲイン・ブロック・アンプ
- 2.6GHz の中心周波数、400MHz の 1dB 帯域幅をサポート
- $Z_{LOAD} = 50\Omega$ に対して 1dB 帯域幅全体で 17dB (標準値) のゲイン
- 1dB 帯域幅で 3dB 未満のノイズ指数
- $Z_{LOAD} = 50\Omega$ に対して 2dBm の 2 トーン出力電力で 35dBm の OIP3
- $Z_{LOAD} = 50\Omega$ に対して 17.5dBm の出力 P1dB
- 3.3V 単一電源で 275mW の消費電力
- 最高 $T_A = 105^\circ\text{C}$ の動作温度

2 アプリケーション

- 5G m-MIMO 基地局
- アクティブ・アンテナ・システム (AAS) の mMIMO (マッシュ MIMO)
- スモール・セル基地局
- TDD/FDD セルラー基地局
- ワイヤレス・インフラ
- 低コスト無線
- シングルエンドから差動への変換
- バランの代替品
- RF ゲイン・ブロック
- GSPS ADC の差動ドライバ

3 概要

LMH9226 は、シングルエンド 50Ω 入力から差動 50Ω または 100Ω 出力への高性能シングル・チャネル RF ゲイン・ブロック・アンプであり、2.3GHz~2.9GHz の周波数帯に対応しています。このデバイスは、5G m-MIMO または スモール・セル基地局アプリケーションの要件を満たすのに最適です。本デバイスは、パッシブ・バランを接続したシングルエンド入力差動出力 RF ゲイン・ブロック機能を統合しており、レシーバ信号チェーンの最終段でアナログ / デジタル・コンバータ (ADC) の差動入力のフルスケール電圧を駆動するために主に使用されます。


LMH9226 は、2.6GHz において 17dB (標準値) のゲインと 35dBm の出力 IP3 という優れた線形性能を備えており、400MHz の 1dB 帯域幅全体にわたって 3dB 未満のノイズ指数を維持します。このデバイスは、シングルエンド入力で 50Ω のインピーダンスと内部的に整合します。差動出力は、外部整合回路を使わずに 50Ω のインピーダンスと簡単に接続できます。100Ω のインピーダンスに整合させるには、2.6GHz で通常 0.3dB のゲイン損失をもたらす外部整合回路が必要です。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ (公称)
LMH9226	WQFN (12)	2.00mm × 2.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

LMH9226 : 2.3GHz~2.9GHz シングルエンド入力差動出力 RF ゲイン・ブロック・アンプ



目次

1	特長	1	8.4	Device Functional Modes.....	11
2	アプリケーション	1	9	Application and Implementation	11
3	概要	1	9.1	Application Information.....	11
4	改訂履歴	2	9.2	Typical Application	11
5	概要 (続き)	3	10	Power Supply Recommendations	14
6	Pin Configuration and Functions	4	11	Layout	15
7	Specifications	5	11.1	Layout Guidelines	15
7.1	Absolute Maximum Ratings	5	11.2	Layout Example	15
7.2	ESD Ratings.....	5	12	デバイスおよびドキュメントのサポート	16
7.3	Recommended Operating Conditions.....	5	12.1	ドキュメントのサポート	16
7.4	Thermal Information	5	12.2	ドキュメントの更新通知を受け取る方法.....	16
7.5	Electrical Characteristics.....	6	12.3	コミュニティ・リソース	16
7.6	Typical Characteristics	7	12.4	商標	16
8	Detailed Description	10	12.5	静電気放電に関する注意事項	16
8.1	Overview	10	12.6	Glossary	16
8.2	Functional Block Diagram	10	13	メカニカル、パッケージ、および注文情報	16
8.3	Feature Description.....	10			

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2019年12月	*	初版

5 概要（続き）

このデバイスは、3.3V 単一電源で動作させた場合、スタンバイ電力が約 275mW に過ぎないため、高密度、5G、マッシュ・マルチ入力 / マルチ出力 (MIMO) アプリケーションに適しています。このデバイスは省スペースの 2mm × 2mm、12 ピンの WQFN パッケージで供給されます。このデバイスは最高 105°C の動作温度で定格が規定されているため、堅牢なシステム設計が可能です。1.8V JEDEC 準拠のパワーダウン・ピンを利用すると、時分割多重化 (TDD) システムに適した高速なデバイスの電源オン / オフが可能です。

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	VDD	−0.3	3.6	V
RF pins	INP, OUTP, OUTM	−0.3	VDD	V
Continuous wave (CW) input	$f_{in} = 2.6$ GHz at INP		25	dBm
Digital input pin	PD	−0.3	VDD	V
Junction temperature	T_J		150	°C
Storage temperature	T_{stg}	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	3.15	3.3	3.45	V
T_A	Ambient temperature	−40		105	°C
T_J	Junction temperature	−40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMH9226	UNIT
		RRL PKG	
		12-PIN WQFN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	37.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	14.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

$T_A = +25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, center frequency (f_{in}) = 2.6 GHz, single-ended input impedance (Z_{in}) = 50 Ω , differential output impedance (Z_{LOAD}) = 50 Ω , $P_{OUT(TOTAL)} = 8\text{ dBm}$ into $Z_{LOAD} = 50\text{ } \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RF PERFORMANCE						
f_{RF}	RF frequency range		2300		2900	MHz
BW_{1dB}	1-dB bandwidth	Center Frequency (f_{in}) = 2.6 GHz		400		MHz
S_{21}	Gain	$f_{in} = 2.6\text{ GHz}$		17		dB
NF	Noise figure	$f_{in} = 2.6\text{ GHz}$, $R_S = 50\text{ } \Omega$		3		dB
OIP1	Output P1dB	$f_{in} = 2.6\text{ GHz}$, $R_{LOAD} = 50\text{ } \Omega$		17.5		dBm
OIP3	Output IP3	$f_{in} = 2.6\text{ GHz} \pm 10\text{ MHz spacing}$, $P_{OUT/TONE} = 2\text{ dBm}$		35		dBm
	Differential output gain imbalance ⁽¹⁾			0.5		dB
	Differential output phase imbalance ⁽¹⁾			4		degree
S_{11}	Input return loss	$f_{in} = 2.6\text{ GHz}$, $BW = 400\text{ MHz}$		-11		dB
Z_{in}	Single ended input reference impedance			50		Ω
S_{22}	Differential output return loss	$f_{in} = 2.6\text{ GHz}$, $BW = 400\text{ MHz}$		-12		dB
Z_{LOAD}	Differential output reference impedance			50		Ω
S_{12}	Reverse isolation	$f_{in} = 2.6\text{ GHz}$		-35		dB
CMRR	Common-mode rejection ratio ⁽²⁾			27		dB
SWITCHING AND DIGITAL INPUT CHARACTERISTICS						
t_{ON}	Turn-on time	PD pin = 1.8 V to 0 V, $f_{in} = 2.6\text{ GHz}$		0.5		μs
t_{OFF}	Turn-off time	PD pin = 0 V to 1.8 V, $f_{in} = 2.6\text{ GHz}$		0.2		μs
V_{IH}	High-level input voltage ⁽³⁾	At the PD pin	1.4			V
V_{IL}	Low-level input voltage ⁽³⁾	At the PD pin			0.5	V
I_{IH}	High-level input current ⁽³⁾	At the PD pin		28	60	μA
I_{IL}	Low-level input current ⁽³⁾	At the PD pin		10	30	μA
DC CURRENT AND POWER CONSUMPTION						
I_{VDD_ON}	Supply current ⁽³⁾	PD pin = 0 V		84	100	mA
I_{VDD_PD}	Power-down current ⁽³⁾	PD pin = 1.8 V			10	mA
P_{dis}	Power dissipation	$V_{DD} = 3.3\text{ V}$		275		mW

(1) Measured at $f_{in} = 2.6\text{ GHz}$, over the BW_{1dB}

(2) CMRR is calculated using $(S_{21}-S_{31})/(S_{21}+S_{31})$ for receive (1 is input port, 2 and 3 are differential output ports)

(3) 100% tested at $T_A = 25^\circ\text{C}$

7.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, center frequency (f_{IN}) = 2.6 GHz, single-ended input impedance (Z_{IN}) = $50\ \Omega$, differential output impedance (Z_{LOAD}) = $50\ \Omega$, and $P_{OUT(TOTAL)} = 8\text{ dBm}$ into $Z_{LOAD} = 50\ \Omega$ (unless otherwise noted)




FIG 1. Gain vs Frequency and Temperature




FIG 2. Gain vs Frequency and Supply Voltage




FIG 3. Input Return Loss vs Frequency




FIG 4. Output Return Loss vs Frequency




FIG 5. Reverse Isolation vs Frequency




FIG 6. Output IP3 vs Frequency and Temperature

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, center frequency (f_{IN}) = 2.6 GHz, single-ended input impedance (Z_{IN}) = $50\ \Omega$, differential output impedance (Z_{LOAD}) = $50\ \Omega$, and $P_{OUT(TOTAL)} = 8\text{ dBm}$ into $Z_{LOAD} = 50\ \Omega$ (unless otherwise noted)




图 7. Output IP3 vs Frequency and Supply Voltage




图 8. Output IP3 vs Output Power per Tone




图 9. Output IP3 vs Frequency and Tone Spacing




图 10. Output P1dB vs Frequency and Temperature




图 11. Output P1dB vs Frequency and Supply Voltage




图 12. Noise Figure vs Frequency and Temperature

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, center frequency (f_{IN}) = 2.6 GHz, single-ended input impedance (Z_{IN}) = $50\ \Omega$, differential output impedance (Z_{LOAD}) = $50\ \Omega$, and $P_{OUT(TOTAL)} = 8\text{ dBm}$ into $Z_{LOAD} = 50\ \Omega$ (unless otherwise noted)




FIG 13. Noise Figure vs Frequency and Supply Voltage




FIG 14. CMRR vs Frequency




FIG 15. Quiescent Current vs Frequency and Temperature




FIG 16. Quiescent Current vs Frequency and Supply Voltage

8 Detailed Description


8.1 Overview

The LMH9226 is single-ended, 50-Ω input to differential 50-Ω or 100-Ω output RF gain block amplifier used in 2.3-GHz to 2.9-GHz, frequency-band, 5G, m-MIMO TDD receiver applications. The device provides a 17-dB fixed power gain with excellent linearity and noise performance across 400 MHz of the 1-dB bandwidth at the 2.6-GHz center frequency. The device is internally matched for a 50-Ω input impedance at 2.6 GHz. The device differential output can be matched to the 50-Ω impedance without external matching circuitry, or to the 100-Ω impedance with external matching circuitry (see the [Application and Implementation](#) section for details). The device is typically used in the final stage of a receive signal chain to drive the differential input of an analog-to-differential converter (ADC), while providing additional gain to a low-noise amplifier (LNA) to increase dynamic range and the required single-ended to differential conversion.

The LMH9226 has an on-chip active bias circuitry to maintain device performance over a wide temperature and supply voltage range. The included power-down function allows the amplifier to shut down and save power when the amplifier is not needed. Fast shut-down and start-up enable the amplifier to be used in a host of time division duplex (TDD) applications.

Operating on a single 3.3-V supply and consuming 84 mA of typical supply current, the device is available in a 2-mm × 2-mm, 12-pin WQFN package.

8.2 Functional Block Diagram



8.3 Feature Description

As shown in [Figure 17](#), the LMH9226 integrates the functionality of a single-ended RF amplifier and passive balun in a traditional receive application, achieving a small form factor with good linearity and noise performance. The active balun implementation, along with a higher operating temperature of 105°C, allows for a more robust receiver system implementation compared to a passive balun that is prone to reliability failures at high temperatures. The high-temperature operation is achieved by the on-chip, active bias circuitry that maintains device performance over a wide temperature and supply voltage range.




FIGURE 17. Single-Ended Input to Differential Output, Active Balun Implementation

8.4 Device Functional Modes

The LMH9226 features a PD pin that must be connected to GND for normal operation. For power-down mode, connect the PD pin to a logic high voltage of 1.8 V.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMH9226 is a single-ended, 50-Ω input to differential 50-Ω or 100-Ω output RF gain block amplifier, used in the receive path of a 2.6-GHz center frequency, 5G, TDD m-MIMO or small cell base station. The device replaces the traditional single-ended RF amplifier and passive balun offering a smaller footprint solution to the customer. TI recommends following good RF layout and grounding techniques to maximize the device performance.

9.2 Typical Application

The LMH9226 is typically used in a four transmit and four receive (4T/4R) array of active antenna system for 5G, TDD, wireless base station applications. Such a system is shown in [Figure 18](#), where the LMH9226 is used in the receive path as the final stage differential driver to an ADC input. TI typically recommends reducing the trace distance between the LMH9226 output and the ADC input to minimize amplitude and phase imbalance during the single-to-differential conversion.




Figure 18. LMH9226 in a 4T/4R 5G Active Antenna System

Typical Application (continued)

The 4T/4R system is easily scaled to 16T/16R, 64T/64R, or higher antenna arrays that result in proportional scaling of the overall system power dissipation. As a result of the proportional scaling factor for multiple channels in a system, the individual device power consumption must be reduced to dissipate less overall heat in the system. Operating on a single 3.3-V supply, the LMH9226 consumes only 275 mW and therefore provides power saving to the customer. Multiple LMH9226 devices can be powered from a single DC/DC converter or a low-dropout regulator (LDO) operating on a 3.3-V supply. A DC/DC converter provides the most power efficient way of generating the 3.3-V supply. However, care must be taken when using the DC/DC converter to minimize the switching noise using inductor chokes and adequate isolation must be provided between the analog and digital supplies.

9.2.1 Design Requirements

表 1 shows example design requirements for an RF amplifier in a typical 5G, active antenna TDD system. The LMH9226 meets these requirements.

表 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Frequency range and 1-dB BW	2300 MHz to 2900 MHz with 400 MHz of 1-dB BW
Configuration	Single-ended 50-Ω input to differential 50-Ω output
Power gain	> 15 dB
Output IP3 at $P_{OUT/TONE} = 2$ dBm	> 32 dBm
Noise figure at $Z_{in} = 50 \Omega$	< 4 dB
Output P1dB	< 17 dBm
Power consumption	< 350 mW
Turn-on time	< 1 μ s
Package size	2 mm $\times$ 2 mm ²

9.2.2 Detailed Design Procedure

The LMH9226 is a single-to-differential RF gain block amplifier for a 2.6-GHz center frequency application with 400 MHz of the 1-dB bandwidth. 图 19 shows a single receive channel consisting of a low-noise amplifier (LNA) that sits close to the antenna and drives the signal into a single-ended, 50-Ω coaxial cable that then connects to a transceiver board. The LMH9226 that sits at the transceiver board input converts this single-ended signal received from the coax cable into a differential signal, thereby offering low noise and distortion performance while interfacing with the receiver analog front-end (AFE). The LMH9226 input impedance must be matched to 50 Ω to prevent any signal reflections resulting from the coax cable. The device differential output interfaces directly with the differential input of an AFE. The output matching is optimized for a 50-Ω output at the 2.6-GHz center frequency with 400 MHz of the 1-dB bandwidth. The AFE input impedance must be matched to 50 Ω at 2.6 GHz as well to prevent any ripple in the frequency response.





图 19. LMH9226 in a Receive Application Driving an AFE ($Z_{OUT(DIFF)} = 50 \Omega$)

For interfacing with a 100-Ω differential input AFE, as shown in 20, an external matching circuitry is needed close to the LMH9226 output. 表 2 lists example recommended component values when transforming the LMH9226 output impedance from 50 Ω to 100 Ω. The component values must be tweaked on the board, depending on the trace length between the matching circuitry and the AFE input to maintain 400 MHz of the 1-dB BW at the 2.6-GHz center frequency. LC component values must be selected with $Q(\min) > 30$ that have a self resonant frequency (SRF) sufficiently higher than the desired frequency of operation. 21 and 22 provide a comparison of device performance when interfacing with a 50-Ω output matching as compared to a 100-Ω output matching. As depicted in 21, the forward path gain (S_{DS21}) is slightly lower for the 100-Ω differential output impedance because of the extra loss in the external matching circuitry.




20. LMH9226 in a Receive Application Driving an AFE ($Z_{OUT(DIFF)} = 100 \Omega$)

表 2. Output Matching Network Component Values


COMPONENT	VALUE
C2, C3	2.2 pF
L1	6.2 nH
L2	Do not install (DNI)

Following the recommended RF layout with good quality RF components and local DC bypass capacitors ensures optimal performance is achieved. TI provides various support materials including S-parameter and ADS models to allow the design to be optimized to the application-specific performance needs.

9.2.3 Application Curves



21. Power Gain vs Frequency and Z_{LOAD}



22. Output Return Loss vs Frequency and Z_{LOAD}

10 Power Supply Recommendations

The LMH9226 operates on a common nominal 3.3-V supply voltage. The supply voltage is recommended to be isolated through the decoupling capacitors placed close to the device. Select capacitors with a self-resonant frequency near the application frequency. When multiple capacitors are used in parallel to create a broadband decoupling network, place the capacitor with the higher self-resonant frequency closer to the device.

The LMH9226 can be powered from a DC/DC converter or an LDO operating on a 3.3-V supply. A DC/DC converter provides the most power efficient way of generating the 3.3-V supply. However, care must be taken when using the DC/DC converter to minimize the switching noise from inductor chokes and adequate isolation must be provided between the analog and digital supplies.

11 Layout

11.1 Layout Guidelines

When dealing with an RF amplifier with relatively high gain and a center frequency of 2.6 GHz, certain board layout precautions must be taken to ensure stability and optimum performance. TI recommends that the LMH9226 board be multi-layered to improve thermal performance, grounding, and power-supply decoupling. [Figure 23](#) shows a good layout example. In [Figure 23](#), only the top signal layer and its adjacent ground reference plane are shown.

- Excellent electrical connection from the thermal pad to the board ground is essential. Use the recommended footprint, solder the pad to the board, and do not include a solder mask under the pad.
- Connect the pad ground to the device terminal ground on the top board layer.
- Verify that the return DC and RF current path have a low impedance ground plane directly under the package and that the RF signal traces into and out of the amplifier.
- Ensure that ground planes on the top and any internal layers are well stitched with vias.
- Do not route RF signal lines over breaks in the reference ground plane.
- Avoid routing clocks and digital control lines near RF signal lines.
- Do not route RF or DC signal lines over noisy power planes. Ground is the best reference, although clean power planes can serve where necessary.
- Place supply decoupling close to the device.
- The differential output traces must be symmetrical in order to achieve the best linearity performance.

A board layout software package can simplify the trace thickness design to maintain impedances for controlled impedance signals. To isolate the affect of board parasitic on frequency response, TI recommends placing the external output matching resistors close to the amplifier output pins. See the [LMH9226 Evaluation Module user guide](#) for more details on board layout and design.

11.2 Layout Example




Figure 23. Supply Bypass and Output Matching

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください。

テキサス・インスツルメンツ『[LMH9226 Evaluation Module](#)』ユーザー・ガイド (英語)

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMH9226IRRLR	Active	Production	WQFN (RRL) 12	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	22GO
LMH9226IRRLR.B	Active	Production	WQFN (RRL) 12	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	22GO

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RRL0012A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224942/A 04/2019


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RRL0012A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 13
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224942/A 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated