

# LMH6628QML Dual Wideband, Low Noise, Voltage Feedback Op Amp

Check for Samples: LMH6628QML

### **FEATURES**

Available with Radiation Ensured 300 krad(Si)

Wide Unity Gain Bandwidth: 300MHz

Low Noise: 2nV/√Hz

Low Distortion: -65/-74dBc (10MHz)

Settling Time: 12ns to 0.1%

Wide Supply Voltage Range: ±2.5V to ±6V

High Output Current: ±85mA

Improved Replacement for CLC428

#### **APPLICATIONS**

- **High Speed Dual Op Amp**
- **Low Noise Integrators**
- **Low Noise Active Filters**
- **Driver/Receiver for Transmission Systems**
- **High Speed Detectors**
- I/Q Channel Amplifiers

#### DESCRIPTION

The LMH6628 is a high speed dual op amp that offers a traditional voltage feedback topology featuring unity gain stability and slew enhanced circuitry. The LMH6628's low noise and very low harmonic distortion combine to form a wide dynamic range op amp that operates from a single (5V to 12V) or dual (±5V) power supply.

Each of the LMH6628's closely matched channels provides a 300MHz unity gain bandwidth and low input voltage noise density (2nV/\(\sqrt{Hz}\)). Low 2nd/3rd harmonic distortion (-65/-74dBc at 10MHz) make the LMH6628 a perfect wide dynamic range amplifier for matched I/Q channels.

With its fast and accurate settling (12ns to 0.1%), the LMH6628 is also an excellent choice for wide dynamic range, anti-aliasing filters to buffer the inputs resolution analog-to-digital converters. Combining the LMH6628's two tightly matched amplifiers in a single package reduces cost and space for many composite applications such as active filters, differential line drivers/receivers, fast peak detectors instrumentation amplifiers.

The LMH6628 is fabricated using Texas Instruments' VIP10 complimentary bipolar process.

To reduce design times and assist in board layout, the LMH6628 is supported by an evaluation board (LMH730036).

#### **CONNECTION DIAGRAMS**




Figure 1. 8 Lead CDIP Package See Package Number NAB0008A




Figure 2. 10 Lead CLGA Package See Package Number NAC0010A

All trademarks are the property of their respective owners.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






Figure 3. Inverting Frequency Response



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ABSOLUTE MAXIMUM RATINGS (1)

ABSOLUTE MAXIMUM	INATINGS					
Supply Voltage			±7V <sub>DC</sub>			
Maximum Junction temperature	Maximum Junction temperature <sup>(2)</sup>					
Lead temperature (Soldering, 10	) seconds)		+300°C			
Differential input voltage			V+ - V-			
Common mode input voltage			V+ - V-			
Storage temperature range			-65°C ≤ T <sub>A</sub> ≤ +150°C			
Power Dissipation (2)			1.0W			
Short circuit current (3)						
		CDIP (Still Air)	135°C/W			
		CDIP (500LF/Min Air Flow)	75°C/W			
The man of Decistance	$\theta_{ m JA}$	CLGA (Still Air)	200°C/W			
Thermal Resistance		CLGA (500LF/Min Air Flow)	145°C/W			
	0	CDIP	30°C/W			
	$\theta_{JC}$	CLGA	19°C/W			
Package Weight (typical)	<u>.</u>	·				
CDIP			TBD			
CLGA	TBD					
ESD Tolerance (4)	4000V					

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For specifications and test conditions, see the Electrical Characteristics. The specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.
- (3) Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 160mA.
- (4) Human body model,  $1.5k\Omega$  in series with 100pF.

#### **MAXIMUM OPERATING RATINGS**

Supply Voltage	±2.5V to ±6.0V
Ambient Operating Temperture Range	-55°C ≤ T <sub>A</sub> ≤ +125°C



#### **QUALITY CONFORMANCE INSPECTION**

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

## LMH6628QML ELECTRICAL CHARACTERISTICS DC PARAMETERS STATIC AND DC TESTS

The following conditions apply, unless otherwise specified.

 $V_{CC} = +5V_{DC}, A_V = +2V, R_L = 100\Omega, R_F = 100\Omega, -55^{\circ}C \le T_A \le +125^{\circ}C$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
			(1)	-10	+10	μA	1
l <sub>B</sub>	Input Bias Current			-20	+20	μA	2
				-20	+20	μA	3
/ Input Offset Voltage		(1)	-2	+2	mV	1	
V <sub>IO</sub>	Input Offset Voltage			-2.6	+2.6	mV	2, 3
			(1)		24	mA	1
I <sub>cc</sub>	Supply Current	R <sub>L</sub> = ∞			24	mA	2
					25	mA	3
DODD	Developed Developed	$+V_S = +4.0V \text{ to } +5.0V,$		60		dB	1
PSRR F	Power Supply Rejection Ratio	$-V_S = -4.0V$ to -5.0V		55		dB	2, 3
V <sub>OUT</sub>	Output Voltage Range	R <sub>L</sub> = ∞		-5.0	+5.0	V	1, 2, 3

<sup>(1)</sup> Pre and post irradiation limits are identical to those listed under electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are specified only for the conditions as specified in MIL-STD-883, Method 1019.

Product Folder Links: LMH6628QML



# LMH6628QML ELECTRICAL CHARACTERISTICS AC PARAMETERS FREQUENCY DOMAIN RESPONSE

The following conditions apply, unless otherwise specified.

 $V_{CC} = +5V_{DC}, A_V = +2V, R_L = 100\Omega, R_F = 100\Omega, -55^{\circ}C \le T_A \le +125^{\circ}C$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
SSBW	Small Signal Bandwith	$^{-3}$ dB BW, $V_O < 0.5 V_{PP}$	(1)	50		MHz	4
GFP	Gain Flatness Peaking	0.1 MHz to 200 MHz, $V_O \le 0.5 V_{PP}$	(1)		0.6	dB	4
GFR	Gain Flatness Rolloff	0.1 MHz to 20 MHz, $V_O \le 0.5 V_{PP}$	(1)		0.6	dB	4
A <sub>OL</sub>	Open Loop Gain		(1)	55		dB	4

<sup>(1)</sup> Group A testing only.

# LMH6628QML ELECTRICAL CHARACTERISTICS AC PARAMETERS DISTORTION AND NOISE TESTS

The following conditions apply, unless otherwise specified.

 $V_{CC} = +5V_{DC}, \, A_V = +2V, \, R_L = 100\Omega, \, R_F = 100\Omega, \, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
HD <sub>2</sub>	Second Harmonic Distortion	1 V <sub>PP</sub> at10 MHz	(1)		50	dBc	4
HD <sub>3</sub>	Third Harmonic Distortion	1 V <sub>PP</sub> at10 MHz	(1)		60	dBc	4

<sup>(1)</sup> Group A testing only.

#### LMH6628QML ELECTRICAL CHARACTERISTICS DC PARAMETERS DRIFT VALUES

The following conditions apply, unless otherwise specified.

Deltas not required on B Level product. Deltas required for S Level product at Group B5 only, or as specified on the Internal Processing Instructions (IPI).

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
$I_{B}$	Input Bias Current		(1)	-1.0	+1.0	μΑ	1
$V_{IO}$	Input Offset Voltage		(1)	-0.2	+0.2	mV	1
I <sub>CC</sub>	Supply Current	R <sub>L</sub> = ∞	(1)	-1	+1	mA	1

(1) If not tested, shall be ensured to the limits specified.



#### TYPICAL PERFORMANCE CHARACTERISTICS

(T<sub>A</sub> = +25°, A<sub>V</sub> = +2, V<sub>CC</sub> =  $\pm$ 5V, R<sub>F</sub> =100 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , unless specified)




Figure 4.





Figure 5.



\_ \_




Figure 7.





Figure 8.



Submit Documentation Feedback



(T<sub>A</sub> = +25°, A<sub>V</sub> = +2, V<sub>CC</sub> =  $\pm$ 5V, R<sub>F</sub> =100 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , unless specified)






Figure 10.



2nd Harmonic Distortion vs. Output Voltage -40 20MHz -45 DISTORTION LEVEL (dBc) -50 -55 10MHz -60 -65 -70 -75 -80 1.0 3.0 4.0 0.0 2.0 5.0 6.0 OUTPUT (V<sub>PP</sub>)

Figure 14.






Figure 13.




Figure 15.



(T<sub>A</sub> = +25°, A<sub>V</sub> = +2, V<sub>CC</sub> = ±5V, R<sub>F</sub> =100 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , unless specified) 2nd & 3rd Harmonic Distortion





Figure 16.



0.1 0.01

100k

Closed Loop Output Resistance (±5V)

FREQUENCY (Hz) Figure 20.

1M

10M

100M




Figure 17.





Figure 19.



rigure 21.

10k

10

1k



(T<sub>A</sub> = +25°, A<sub>V</sub> = +2, V<sub>CC</sub> =  $\pm$ 5V, R<sub>F</sub> =100 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , unless specified)





Figure 22.






Figure 26.





Figure 23.



Voltage & Current Noise vs.




Figure 27.



 $(T_A = +25^{\circ}, A_V = +2, V_{CC} = \pm 5V, R_F = 100\Omega, R_L = 100\Omega, unless specified)$ 




Figure 28.



#### APPLICATION SECTION

#### LOW NOISE DESIGN

Ultimate low noise performance from circuit designs using the LMH6628 requires the proper selection of external resistors. By selecting appropriate low valued resistors for  $R_F$  and  $R_G$ , amplifier circuits using the LMH6628 can achieve output noise that is approximately the equivalent voltage input noise of  $2nV/\sqrt{Hz}$  multiplied by the desired gain  $(A_V)$ .

#### DC BIAS CURRENTS AND OFFSET VOLTAGES

Cancellation of the output offset voltage due to input bias currents is possible with the LMH6628. This is done by making the resistance seen from the inverting and non-inverting inputs equal. Once done, the residual output offset voltage will be the input offset voltage  $(V_{OS})$  multiplied by the desired gain  $(A_V)$ . Texas Application Note OA-07 offers several solutions to further reduce the output offset.

#### **OUTPUT AND SUPPLY CONSIDERATIONS**

With  $\pm 5V$  supplies, the LMH6628 is capable of a typical output swing of  $\pm 3.8V$  under a no-load condition. Additional output swing is possible with slightly higher supply voltages. For loads of less than  $50\Omega$ , the output swing will be limited by the LMH6628's output current capability, typically 85mA.

Output settling time when driving capacitive loads can be improved by the use of a series output resistor. See the plot labeled Figure 23 in the TYPICAL PERFORMANCE CHARACTERISTICS.

#### LAYOUT

Proper power supply bypassing is critical to insure good high frequency performance and low noise. De-coupling capacitors of 0.1µF should be placed as close as possible to the power supply pins. The use of surface mounted capacitors is recommended due to their low series inductance.

A good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitance from these nodes to ground causes frequency response peaking and possible circuit oscillation. See OA-15 for more information. Texas Instruments suggests the LMH730036 (SOIC) dual op amp evaluation board as a guide for high frequency layout and as an aid in device evaluation.

#### **ANALOG DELAY CIRCUIT (ALL-PASS NETWORK)**

The circuit in Figure 29 implements an all-pass network using the LMH6628. A wide bandwidth buffer (LM7121) drives the circuit and provides a high input impedance for the source. As shown in Figure 30, the circuit provides a 13.1ns delay (with R =  $40.2\Omega$ , C = 47pF).  $R_F$  and  $R_G$  should be of equal and low value for parasitic insensitive operation.




Figure 29. Circuit That Implements an All-pass Network Using the LMH6628






Figure 30. Delay Circuit Response to 0.5V Pulse

The circuit gain is +1 and the delay is determined by the following equations.

where

• 
$$T_d$$
 is the delay of the op amp at  $A_V = +1$  (2)

The LMH6628QML provides a typical delay of 2.8ns at its -3dB point.

#### **FULL DUPLEX DIGITAL OR ANALOG TRANSMISSION**

Simultaneous transmission and reception of analog or digital signals over a single coaxial cable or twisted-pair line can reduce cabling requirements. The LMH6628's wide bandwidth and high common-mode rejection in a differential amplifier configuration allows full duplex transmission of video, telephone, control and audio signals.

In the circuit shown in Figure 31, one of the LMH6628's amps is used as a "driver" and the other as a difference "receiver" amplifier. The output impedance of the "driver" is essentially zero. The two R's are chosen to match the characteristic impedance of the transmission line. The "driver" op amp gain can be selected for unity or greater.

Receiver amplifier  $A_2$  ( $B_2$ ) is connected across R and forms differential amplifier for the signals transmitted by driver  $A_2$  ( $B_2$ ). If  $R_F$  equals  $R_G$ , receiver  $A_2$  ( $B_1$ ) will then reject the signals from driver  $A_1$  ( $B_1$ ) and pass the signals from driver  $B_1$  ( $A_1$ ).




Figure 31. Full Duplex Transmit and Receive using the LMH6628



The output of the receiver amplifier will be:

$$V_{\text{out}}_{A(B)} = \frac{1}{2} V_{\text{in}}_{A(B)} \left[ 1 - \frac{R_f}{R_g} \right] + \frac{1}{2} V_{\text{in}}_{B(A)} \left[ 1 + \frac{R_f}{R_g} \right]$$
(3)

Care must be given to layout and component placement to maintain a high frequency common-mode rejection. The plot of Figure 32 shows the simultaneous reception of signals transmitted at 1MHz and 10MHz.




Figure 32. Simultaneous Reception of Signals Transmitted at 1MHz and 10MHz

#### **POSITIVE PEAK DETECTOR**

The LMH6628's dual amplifiers can be used to implement a unity-gain peak detector circuit as shown in Figure 33.




Figure 33. LMH6628's Dual Amplifiers Used to Implement a Unity-Gain Peak Detector Circuit

The acquisition speed of this circuit is limited by the dynamic resistance of the diode when charging  $C_{hold}$ . A plot of the circuit's performance is shown in Figure 34 with a 1MHz sinusoidal input.




Figure 34. Circuit's Performance With a 1MHz Sinusoidal Input

A current source, built around Q1, provides the necessary bias current for the second amplifier and prevents saturation when power is applied. The resistor, R, closes the loop while diode D2 prevents negative saturation when  $V_{IN}$  is less than  $V_{C}$ . A MOS-type switch (not shown) can be used to reset the capacitor's voltage.

The maximum speed of detection is limited by the delay of the op amps and the diodes. The use of Schottky diodes will provide faster response.

#### ADJUSTABLE OR BANDPASS EQUALIZER

A "boost" equalizer can be made with the LMH6628 by summing a bandpass response with the input signal, as shown in Figure 35.




Figure 35. "Boost" Equalizer Made With the LMH6628 by Summing a Bandpass Response With the Input Signal

The overall transfer function is shown in Equation 4.

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \left[\frac{R_b}{K(R_a + R_b)}\right] \frac{s2Q\omega_o}{s^2 + s\frac{\omega_o}{Q} + \omega_o^2} - 1$$
(4)

To build a boost circuit, use the design equations Equation 5 and Equation 6.

$$\frac{R_2C}{2} = \frac{Q}{\omega_0} \tag{5}$$

$$2C (R_a || R_b) = \frac{1}{Q\omega_o}$$
(6)

(-)



Select  $R_2$  and C using Equation 5. Use reasonable values for high frequency circuits -  $R_2$  between  $10\Omega$  and  $5k\Omega$ , C between 10pF and 2000pF. Use Equation 6 to determine the parallel combination of  $R_a$  and  $R_b$ . Select  $R_a$  and  $R_b$  by either the  $10\Omega$  to  $5k\Omega$  criteria or by other requirements based on the impedance  $V_{in}$  is capable of driving. Finish the design by determining the value of K from Equation 7.

Peak Gain = 
$$\frac{V_{out}}{V_{in}} (\omega_o) = \frac{R_2}{2KR_a} - 1$$
 (7)

Figure 36 shows an example of the response of the circuit of Figure 35, where  $f_o$  is 2.3MHz. The component values are as follows:  $R_a$ =2.1k $\Omega$ ,  $R_b$  = 68.5 $\Omega$ ,  $R_z$  = 4.22k $\Omega$ , R = 500 $\Omega$ , KR = 50 $\Omega$ , C = 120pF.




Figure 36. Example of Response of Circuit of Figure 35, Where fo is 2.3MHz



## **REVISION HISTORY**

Date Released	Revision	Section	Changes
12/03/2010	A	New Corporate Format Release	1 MDS data sheet converted into a Corp. data sheet format. Following MDS data sheet will be Archived MNLMH6628-X-RH, Rev. 0A0
07/12/2011	В	Connection Diagrams	Replaced 8 Lead CDIP (NAB0008A) diagram depicting single Op Amp with diagram depicting dual Op Amp. Also replaced 10 Lead CLGA (NAC0010A) diagram depicting single Op Amp with diagram depicting dual Op Amp.
05/02/2013	В	All	Changed layout of National Data Sheet to TI format

Product Folder Links: LMH6628QML

www.ti.com 29-May-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-0254501MZA	Active	Production	CFP (NAC)   10	54   JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628 WG-QML Q 5962-02545 01MZA ACO 01MZA >T
5962-0254501VPA	Active	Production	CDIP (NAB)   8	40   TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628J-QV 5962-02545 01VPA Q ACO 01VPA Q >T
5962F0254501VZA	Active	Production	CFP (NAC)   10	54   JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628 WGFQMLV Q 5962F02545 01VZA ACO 01VZA >T
LMH6628J-QMLV	Active	Production	CDIP (NAB)   8	40   TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628J-QV 5962-02545 01VPA Q ACO 01VPA Q >T
LMH6628J-QMLV.A	Active	Production	CDIP (NAB)   8	40   TUBE	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628J-QV 5962-02545 01VPA Q ACO 01VPA Q >T
LMH6628WG-QML	Active	Production	CFP (NAC)   10	54   JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628 WG-QML Q 5962-02545 01MZA ACO 01MZA >T
LMH6628WG-QML.A	Active	Production	CFP (NAC)   10	54   JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628 WG-QML Q 5962-02545 01MZA ACO 01MZA >T
LMH6628WGFQMLV	Active	Production	CFP (NAC)   10	54   JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628 WGFQMLV Q 5962F02545 01VZA ACO 01VZA >T

www ti com

www.ti.com		29-May-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMH6628WGFQMLV.A	Active	Production	CFP (NAC)   10	54   JEDEC TRAY (5+1)	No	Call TI	Level-1-NA-UNLIM	-55 to 125	LMH6628 WGFQMLV Q 5962F02545 01VZA ACO 01VZA >T

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMH6628QML, LMH6628QML-SP:

Military: LMH6628QML

# PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

■ Space : LMH6628QML-SP

NOTE: Qualified Version Definitions:

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-0254501VPA	NAB	CDIP	8	40	506.98	15.24	13440	NA
LMH6628J-QMLV	NAB	CDIP	8	40	506.98	15.24	13440	NA
LMH6628J-QMLV.A	NAB	CDIP	8	40	506.98	15.24	13440	NA



www.ti.com 23-May-2025

#### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
5962-0254501MZA	NAC	CFP	10	54	6 X 9	100	101.6	101.6	8001	2.78	16.08	16.08
5962F0254501VZA	NAC	CFP	10	54	6 X 9	100	101.6	101.6	8001	2.78	16.08	16.08
LMH6628WG-QML	NAC	CFP	10	54	6 X 9	100	101.6	101.6	8001	2.78	16.08	16.08
LMH6628WG-QML.A	NAC	CFP	10	54	6 X 9	100	101.6	101.6	8001	2.78	16.08	16.08
LMH6628WGFQMLV	NAC	CFP	10	54	6 X 9	100	101.6	101.6	8001	2.78	16.08	16.08
LMH6628WGFQMLV.A	NAC	CFP	10	54	6 X 9	100	101.6	101.6	8001	2.78	16.08	16.08





CERAMIC FLATPACK




#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the Texas Instruments website
- 3. Lead 1 identification shall be:
  - a) A notch or other mark within this area
  - b) A tab on lead 1, either side
- 4. No JEDEC registration as of December 2021



CERAMIC FLATPACK



REVISIONS									
REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D					
A	RELEASE TO DOCUMENT CONTROL	2197877	12/30/2021	DAVID CHIN / ANIS FAUZI					
В	NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE;	2198820	02/14/2022	K. SINCERBOX					
С	CHANGE PIN 1 ID LOCATION ON PIN	2198845	02/18/2022	D. CHIN / K. SINCERBOX					
D	.2410± .0030 WAS .2700 +.0012/0002;	2200915	08/08/2022	D. CHIN / K. SINCERBOX					
	SCALE	SIZE	4215196	REV PAGE 4 of 4					

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated