

LMH32401-Q1 車載用、450MHz、プログラマブル・ゲイン、差動出力トランスインピーダンス・アンプ

1 特長


- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$, T_A
- 内蔵のプログラム・ゲイン: $2\text{k}\Omega \sim 20\text{k}\Omega$
- 性能 (ゲイン= $2\text{k}\Omega$, $C_{PD} = 1\text{pF}$):
 - 帯域幅: 450MHz
 - 入力換算ノイズ: $250\text{nA}_{\text{RMS}}$
 - 立ち上がりおよび立ち下がり時間: 0.8ns
- 性能 (ゲイン= $20\text{k}\Omega$, $C_{PD} = 1\text{pF}$):
 - 帯域幅: 275MHz
 - 入力換算ノイズ: 49nA_{RMS}
 - 立ち上がりおよび立ち下がり時間: 1.3ns
- 環境光キャンセル機能内蔵
- 内蔵の 100mA 保護クランプ
- 内蔵の出力マルチプレクサ
- 大きな出力振幅: 1.5V_{PP}
- 静止電流: 30mA
- パッケージ: 16 ピン、ウェットアップ・フランク (VQFN)

2 アプリケーション

- 機械式スキャン LIDAR
- ソリッド・ステート・スキャン LIDAR
- 産業用ロボットの LIDAR
- スマート軍需品

3 概要

LMH32401-Q1 車載デバイスは、LIDAR (光検出と測距) アプリケーションのための、プログラマブル・ゲイン、シングルエンド入力 / 差動出力間のトランスインピーダンス・アンプです。



概略ブロック図

LMH32401-Q1 は、 $2\text{k}\Omega$ または $20\text{k}\Omega$ のゲインに構成できます。LMH32401-Q1 は 1.5V_{PP} の出力スイングを持ち、 100Ω の負荷を駆動するように設計されています。


LMH32401-Q1 は、過負荷入力状態からアンプを保護し、迅速にデバイスを回復させることができる 100mA のクランプを内蔵しています。LMH32401-Q1 は、内蔵の環境光キャンセル回路も備えています。基板面積を節約し、システム・コストを削減するために、フォトダイオード (PD) またはアバランシェ・フォトダイオード (APD) とアンプの間の AC 結合の代わりに、この回路を使用してください。DC 結合が必要な場合は、環境光キャンセル回路を無効にできます。

アンプを使用していないときに電力を節約するために、LMH32401-Q1 は $\overline{\text{EN}}$ ピンを使用して低消費電力モードを実現します。アンプが低消費電力モードの場合、出力ピンは高インピーダンス状態になります。この機能により、複数の LMH32401-Q1 アンプを 1 つの ADC に多重化し、 $\overline{\text{EN}}$ 制御ピンをマルチプレクサ選択機能として使用できます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
LMH32401-Q1	ウェットアップ・フランク RGT (VQFN, 16)	$3\text{mm} \times 3\text{mm}$

- 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。
- パッケージ・サイズ (長さ $\times$ 幅) は公称値であり、該当する場合はピンも含まれます。



クローズド・ループのトランスインピーダンス帯域幅



Table of Contents


1 特長	1	7.2 Functional Block Diagram	19
2 アプリケーション	1	7.3 Feature Description	20
3 概要	1	7.4 Device Functional Modes	22
4 Revision History	2	8 Application and Implementation	24
5 Pin Configuration and Functions	3	8.1 Application Information	24
6 Specifications	4	8.2 Typical Application	26
6.1 絶対最大定格.....	4	8.3 Power Supply Recommendations	27
6.2 ESD Ratings.....	4	8.4 Layout	28
6.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	29
6.4 Thermal Information.....	4	9.1 Device Support	29
6.5 Electrical Characteristics: Gain = 2 kΩ.....	5	9.2 Documentation Support	29
6.6 Electrical Characteristics: Gain = 20 kΩ.....	6	9.3 ドキュメントの更新通知を受け取る方法	29
6.7 Electrical Characteristics: Both Gains.....	7	9.4 サポート・リソース	29
6.8 Electrical Characteristics: Logic Threshold and Switching Characteristics.....	9	9.5 Trademarks	29
6.9 Typical Characteristics.....	10	9.6 静電気放電に関する注意事項	29
7 Detailed Description	19	9.7 用語集	29
7.1 Overview.....	19	10 Mechanical, Packaging, and Orderable Information	30

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (April 2023) to Revision A (August 2023)	Page
• デバイスのデータシートのステータスを事前情報 (プレビュー) から量産データ (アクティブ) に変更.....	1

5 Pin Configuration and Functions



✎ 5-1. RGT Package, 16-Pin VQFN With Wettable Flanks and Exposed Thermal Pad (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
EN	6	Input	Device enable pin. EN = logic low = normal operation (default) ⁽¹⁾ . EN = logic high = power-off mode.
GAIN	16	Input	Gain setting. GAIN = low = 2 kΩ (default) ⁽¹⁾ . GAIN = high = 20 kΩ.
GND	1, 7	Input	Amplifier ground
IDC_EN	5	Input	Ambient light cancellation (ALC) loop enable. IDC_EN = logic low = enable dc current cancellation (default) ⁽¹⁾ . IDC_EN = logic high = disable dc current cancellation.
IN	3	Input	Transimpedance amplifier input
NC	4, 8, 13, 15	—	Do not connect
OUT–	11	Output	Inverting amplifier output. When light is incident on the photodiode, the output pin transitions in a negative direction from the no-light condition (APD anode connected to negative bias).
OUT+	10	Output	Noninverting amplifier output. When light is incident on the photodiode, the output pin transitions in a positive direction from the no-light condition (APD anode connected to negative bias).
VDD1	2	Input	Positive power supply for the transimpedance amplifier stage
VDD2	14	Input	Positive power supply for the differential amplifier stage. Tie VDD1 and VDD2 to the same power supply with independent power-supply bypassing.
VOCM	12	Input	Differential-amplifier common-mode output setting
VOD	9	Input	Differential-amplifier differential output offset setting
Thermal pad	Thermal pad	—	Connect the thermal pad to GND or the most negative power supply of the device under test (DUT).

- (1) Drive a digital pin with a low-impedance source rather than leaving the pin floating because fast-moving transients can couple into the pin and inadvertently change the logic level.

6 Specifications

6.1 絶対最大定格

自由気流での動作温度範囲内 (特に記述のない限り)⁽¹⁾

		最小値	最大値	単位
V _{DD1} , V _{DD2}	全電源電圧、V _{DD} ⁽²⁾		3.65	V
	出力ピンの電圧	0	V _{DD}	V
	ロジック・ピンの電圧	-0.25	V _{DD}	V
I _{IN}	I _{IN} への連続電流		25	mA
I _{OUT}	連続出力電流		35	mA
T _J	接合部温度		150	°C
T _A	自由気流での動作温度	-40	125	°C
T _{stg}	保存温度	-65	150	°C

- (1) 絶対最大定格の範囲外の動作は、デバイスの恒久的な損傷の原因となる可能性があります。絶対最大定格は、これらの条件において、または「推奨動作条件」に示された値を超える他のいかなる条件でも、本製品が正しく動作することを意味するものではありません。絶対最大定格の範囲内であっても推奨動作条件の範囲外で使用すると、デバイスが完全に機能しなくなる可能性があり、デバイスの信頼性、機能、性能に影響を及ぼし、デバイスの寿命を縮める可能性があります。
- (2) V_{DD1} と V_{DD2} を同じ電源に接続し、別の電源バイパス・コンデンサを使用します。

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level 1C	±1500	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Total supply voltage	3	3.3	3.45	V
T _A	Operating free-air temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMH32401-Q1 ⁽²⁾	UNIT
		RGT (VQFN)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	56.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	67	°C/W
R _{θJB}	Junction-to-board thermal resistance	31.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	3.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	31.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	15.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Thermal information is applicable to packaged parts only.

6.5 Electrical Characteristics: Gain = 2 kΩ

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$, $V_{\text{GAIN}} = 0\text{ V}$, $\overline{\text{IDC_EN}} = 3.3\text{ V}$, $R_L = 100\text{ }\Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 100\text{ mV}_{PP}$		450		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 1\text{ V}_{PP}$		450		MHz
t_R, t_F	Rise and fall time	$V_{OUT} = 100\text{ mV}_{PP}$, pulse duration = 10 ns		0.8		ns
	Slew rate ⁽²⁾	$V_{OUT} = 1\text{ V}_{PP}$, pulse duration = 10 ns		1100		V/ μs
	Overload pulse extension ⁽³⁾	$I_{IN} = 10\text{ mA}$, pulse duration = 10 ns		4		ns
i_{IN}	Integrated input current noise	$f = 500\text{ MHz}$		250		nA _{RMS}
DC PERFORMANCE						
Z_{21}	Small-signal transimpedance gain ⁽⁴⁾		1.75	2	2.25	kΩ
V_{OD}	Differential output offset voltage ($V_{OUT-} - V_{OUT+}$)		-12	3.5	12	mV
$\Delta V_{OD}/\Delta T_A$	Differential output offset voltage drift			±5.5		$\mu\text{V}/^\circ\text{C}$
INPUT PERFORMANCE						
R_{IN}	Input resistance		60	100	120	Ω
V_{IN}	Default input bias voltage	Input pin floating	2.42	2.47	2.52	V
$\Delta V_{IN}/\Delta T_A$	Default input bias voltage drift	Input pin floating		1.1		mV/ $^\circ\text{C}$
I_{IN_LIN}	DC input current range	$Z_{21} < 3\text{-dB degradation from } I_{IN} = 50\text{ }\mu\text{A}$	600	705		μA

- (1) Input capacitance of photodiode.
- (2) Average of rising and falling slew rate.
- (3) Pulse duration extension measured at 50% of pulse height of a square wave.
- (4) Gain measured at the amplifier output pins when driving a 100-Ω resistive load. At higher resistor loads, the gain increases.

6.6 Electrical Characteristics: Gain = 20 kΩ

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $EN = 0\text{ V}$, $V_{GAIN} = 3.3\text{ V}$, $IDC_EN = 3.3\text{ V}$, $R_L = 100\text{ }\Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OUT} = 100\text{ mV}_{PP}$		275		MHz
LSBW	Large-signal bandwidth	$V_{OUT} = 1\text{ V}_{PP}$		275		MHz
t_R, t_F	Rise and fall time	$V_{OUT} = 100\text{ mV}_{PP}$, pulse duration = 10 ns		1.3		ns
	Slew rate ⁽²⁾	$V_{OUT} = 1\text{ V}_{PP}$, pulse duration = 10 ns		700		V/ μs
	Overload pulse extension ⁽³⁾	$I_{IN} = 10\text{ mA}$, pulse duration = 10 ns		4		ns
i_{IN}	Integrated input current noise	$f = 250\text{ MHz}$		49		nA _{RMS}
DC PERFORMANCE						
Z_{21}	Small-signal transimpedance gain ⁽⁴⁾		17	20	22.5	kΩ
V_{OD}	Differential output offset voltage ($V_{OUT-} - V_{OUT+}$)		-20	5	20	mV
$\Delta V_{OD}/\Delta T_A$	Differential output offset voltage drift			± 17.5		$\mu\text{V}/^\circ\text{C}$
INPUT PERFORMANCE						
R_{IN}	Input resistance		270	350	410	Ω
V_{IN}	Default input bias voltage	Input pin floating	2.42	2.47	2.52	V
$\Delta V_{IN}/\Delta T_A$	Default input bias voltage drift	Input pin floating		1.1		mV/ $^\circ\text{C}$
I_{IN_LIN}	DC input current range	$Z_{21} < 3\text{-dB degradation from } I_{IN} = 5\text{ }\mu\text{A}$	60	72		μA

(1) Input capacitance of photodiode.

(2) Average of rising and falling slew rate.

(3) Pulse duration extension measured at 50% of pulse height of a square wave.

(4) Gain measured at the amplifier output pins when driving a 100-Ω resistive load. At higher resistor loads, the gain increases.

6.7 Electrical Characteristics: Both Gains

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$, $V_{GAIN} = 0\text{ V}$ or 3.3 V , $\overline{\text{IDC_EN}} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT PERFORMANCE						
V _{OH}	Single-sided output voltage swing (high) (2)	T _A = 25°C	2.87	2.9		V
V _{OL}	Single-sided output voltage swing (low)(2)	T _A = 25°C		0.36	0.39	V
I _{OUT_LIN}	Linear output drive (sink and source)	T _A = 25°C, I _{IN} = 500 μA, gain = 2 kΩ, R _L = 25 Ω	24	26.6	32	mA
		T _A = −40°C, I _{IN} = 500 μA, gain = 2 kΩ, R _L = 25 Ω		27.1		
		T _A = 125°C, I _{IN} = 500 μA, gain = 2 kΩ, R _L = 25 Ω		25.1		
I _{SC}	Output short-circuit current (differential) (3)			70		mA
Z _{OUT}	DC output impedance (differential)	amplifier enabled	18	21	24	Ω
		amplifier in shutdown	2.8	3.3		kΩ
OUTPUT COMMON-MODE CONTROL (V _{OCM}) PERFORMANCE						
SSBW	Small-signal bandwidth	V _{OCM} = 100 mV _{PP} at VOCM pin		285		MHz
LSBW	Large-signal bandwidth	V _{OCM} = 1 V _{PP} at VOCM pin		85		MHz
e _N	Output common-mode noise	f = 10 MHz, 1-nF capacitor to GND on VOCM pin		17.8		nV/√Hz
A _V	Gain, (ΔV _{OCM} / ΔV _{VOCM})	IN floating, V _{VOCM} = 1.1 V (driven)		1		V/V
	Gain error	T _A = 25°C, V _{VOCM} = 0.7 V to 2.3 V	−2%	0.5%	2%	
		T _A = −40°C to +125°C, V _{VOCM} = 0.7 V to 2.3 V		±1%		
	Input impedance			17		kΩ
V _{OCM} _{OS}	VOCM pin default offset from 1.1 V	VOCM floating, (V _{VOCM} measured −1.1 V)	0	10	20	mV
ΔV _{OCM} / ΔI _{IN}	V _{OCM} error vs Input current	Gain = 20 kΩ, VOCM driven to 1.1 V		−15		μV/μA
V _{OCM}	Output common-mode voltage, (V _{OUT+} + V _{OUT−}) / 2	T _A = 25°C, VOCM pin floating	1.05	1.1	1.15	V
	Output common-mode voltage drift, (ΔV _{OCM} / ΔT _A)	T _A = −40°C to +125°C, VOCM pin floating		75		μV/°C
V _{OCM}	Output common-mode voltage, (V _{OUT+} + V _{OUT−}) / 2	T _A = 25°C, VOCM pin driven to 1.1 V	1.05	1.1	1.15	V
	Output common-mode voltage drift, (ΔV _{OCM} / ΔT _A)	T _A = −40°C to +125°C, VOCM pin driven to 1.1 V		−14		μV/°C

6.7 Electrical Characteristics: Both Gains (continued)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $EN = 0\text{ V}$, $V_{GAIN} = 0\text{ V}$ or 3.3 V , $IDC_EN = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT DIFFERENTIAL OFFSET (V_{OD}) PERFORMANCE						
SSBW	Small-signal bandwidth	$V_{OD} = 100\text{ mV}_{PP}$ at VOD pin		45		MHz
LSBW	Large-signal bandwidth	$V_{OD} = 1\text{ V}_{PP}$		14		MHz
V_{OS_D}	Differential output offset, $V_{OUT} = (V_{OUT-} - V_{OUT+})$	IN floating, $V_{VOD} = 0.5\text{ V}$	490	510	530	mV
	Differential output offset drift, $\Delta V_{OS_D} / \Delta T_A$	IN floating, $V_{VOD} = 0.5\text{ V}$		0.03		mV/ $^\circ\text{C}$
V_{OS_D}	Differential output offset, $V_{OUT} = (V_{OUT-} - V_{OUT+})$	IN floating, VOD floating	490	510	530	mV
	Differential output offset drift, $\Delta V_{OS_D} / \Delta T_A$	IN floating, VOD floating		0.04		mV/ $^\circ\text{C}$
A_V	Gain, $(\Delta V_{OUT} / \Delta V_{VOD})$, where $V_{OUT} = (V_{OUT-} - V_{OUT+})$	IN floating, $V_{VOCM} = 1.1\text{ V}$ (driven)		1.01		V/V
	Gain error	$T_A = 25^\circ\text{C}$, $V_{VOD} = 0\text{ V}$ to 1.2 V	-5%	-1%	5%	
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{VOD} = 0\text{ V}$ to 1.2 V		$\pm 1.5\%$		
	Input impedance			2.5		k Ω
AMBIENT LIGHT CANCELLATION PERFORMANCE ($IDC_EN = 0\text{ V}$) ⁽⁴⁾						
	Settling time (within V_{OD} limit)	$I_{IN} = 0\ \mu\text{A} \rightarrow 100\ \mu\text{A}$, gain = $2\text{ k}\Omega$		18		μs
		$I_{IN} = 0\ \mu\text{A} \rightarrow 10\ \mu\text{A}$, gain = $20\text{ k}\Omega$		2.5		
		$I_{IN} = 100\ \mu\text{A} \rightarrow 0\ \mu\text{A}$, gain = $2\text{ k}\Omega$		35		
		$I_{IN} = 10\ \mu\text{A} \rightarrow 0\ \mu\text{A}$, gain = $20\text{ k}\Omega$		13		
	Ambient light current cancellation range	Differential output offset ($V_{OUT-} - V_{OUT+}$) shift from $I_{DC} = 10\ \mu\text{A} \pm 10\text{ mV}$	2	3		mA
POWER SUPPLY						
I_Q	Quiescent current, total	$T_A = 25^\circ\text{C}$	24	30	33.5	mA
		$T_A = 125^\circ\text{C}$		32		
		$T_A = -40^\circ\text{C}$		27		
PSRR+	Positive power-supply rejection ratio, $V_{DD1} = V_{DD2}$		54	66		dB
SHUTDOWN						
I_Q	Quiescent current, amplifier disabled ($EN = V_{DD}$)	$T_A = 25^\circ\text{C}$	2.4	3.3	4.2	mA
		$T_A = -40^\circ\text{C}$		2.75		
		$T_A = 125^\circ\text{C}$		5.2		
	Enable pin input bias current	$T_A = 25^\circ\text{C}$		75	120	μA

- (1) Input capacitance of photodiode.
- (2) Output levels achieved by adjusting V_{OCM}, V_{OD}, and input current.
- (3) Device cannot withstand continuous short-circuit between the differential outputs.
- (4) Enabling the ambient light cancellation loop adds noise to the system.

6.8 Electrical Characteristics: Logic Threshold and Switching Characteristics

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{Open}$, $V_{OD} = 0\text{ V}$, $C_{PD}^{(1)} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$, $V_{GAIN} = 0\text{ V}$ or 3.3 V , $\overline{\text{IDC_EN}} = 3.3\text{ V}$, $R_L = 100\ \Omega$, and $T_A = 25^\circ\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC THRESHOLD PERFORMANCE						
	High-gain enable, threshold voltage	Enabled when greater than this voltage		1.8	2	V
	Low-gain enable, threshold voltage	Enabled when less than this voltage	0.8	1		V
	$\overline{\text{EN}}$ control, disable threshold voltage	Disabled when greater than this voltage		1.8	2	V
	$\overline{\text{EN}}$ control, enable threshold voltage	Enabled when less than this voltage	0.8	1		V
	$\overline{\text{IDC_EN}}$ control, disable threshold voltage	Disabled when greater than this voltage		1.8	2	V
	$\overline{\text{IDC_EN}}$ control, enable threshold voltage	Enabled when less than this voltage	0.8	1		V
GAIN CONTROL TRANSIENT PERFORMANCE						
	High-gain to low-gain transition time, (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (initial condition), $I_{DC} = 0\ \mu\text{A}$		90		ns
	Low-gain to high-gain transition time, (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (final condition), $I_{DC} = 0\ \mu\text{A}$		750		ns
	High-gain to low-gain transition time, (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (initial condition), $I_{DC} = 100\ \mu\text{A}$		4		μs
	Low-gain to high-gain transition time, (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$ (final condition), $I_{DC} = 100\ \mu\text{A}$		4		μs
EN CONTROL TRANSIENT PERFORMANCE						
	Enable transition time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, gain = $2\text{ k}\Omega$		125		ns
	Disable transition time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, gain = $2\text{ k}\Omega$		3		ns
	Enable transition time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, gain = $20\text{ k}\Omega$		850		ns
	Disable transition time (1% settling)	Ambient loop disabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 0\ \mu\text{A}$, gain = $20\text{ k}\Omega$		3		ns
	Enable transition time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, gain = $2\text{ k}\Omega$		10		μs
	Disable transition time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, gain = $20\text{ k}\Omega$		3.5		ns
	Enable transition time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, gain = $20\text{ k}\Omega$		4		μs
	Disable transition time (1% settling)	Ambient loop enabled, $f_{IN} = 25\text{ MHz}$, $V_{OUT} = 1\text{ V}_{PP}$, $I_{DC} = 100\ \mu\text{A}$, gain = $2\text{ k}\Omega$		3		ns

(1) Input capacitance of photodiode.

6.9 Typical Characteristics

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$ (enabled), $\overline{IDC_EN} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between $OUT+$ and $OUT-$), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-1. Small-Signal Response vs Input Capacitance




Figure 6-2. Small-Signal Response vs Input Capacitance




Figure 6-3. Large-Signal Response vs Input Capacitance




Figure 6-4. Large-Signal Response vs Input Capacitance




Figure 6-5. Small-Signal Response vs Load Capacitance




Figure 6-6. Small-Signal Response vs Load Capacitance

6.9 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT–), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-7. Small-Signal Response vs Ambient Temperature




Figure 6-8. Small-Signal Response vs Ambient Temperature




Figure 6-9. Low-side Frequency Response vs Ambient-Light Cancellation




Figure 6-10. Closed-Loop Output Impedance vs Frequency




Figure 6-11. Input Noise Density vs Input Capacitance






Figure 6-12. Input Noise Density vs Input Capacitance

6.9 Typical Characteristics (continued)


at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$ (enabled), $\overline{IDC_EN} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between $OUT+$ and $OUT-$), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




6-13. Input Noise Density vs Load Capacitance




6-14. Input Noise Density vs Load Capacitance




6-15. Input Noise Density vs Ambient-Light DC Current



6-16. Input Noise Density vs Ambient-Light DC Current




6-17. Input Noise Density vs Ambient Temperature




6-18. Output Noise Density vs Output Configuration

6.9 Typical Characteristics (continued)


at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT-), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




6-19. Pulse Response vs Output Swing




6-20. Pulse Response vs Output Swing




6-21. Overloaded Pulse Response



6-22. Overloaded Pulse Response




6-23. Turn-On Time




6-24. Turn-On Time

6.9 Typical Characteristics (continued)


at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT-), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




6-25. Turn-Off Time



6-26. Turn-Off Time




6-27. Ambient Loop Cancellation Settling Time



6-28. Ambient Loop-Cancellation Settling Time


6.9 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{EN} = 0\text{ V}$ (enabled), $\overline{IDC_EN} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between $OUT+$ and $OUT-$), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Gain = 20 k Ω , $I_{DC_IN} = 0\ \mu\text{A} \rightarrow 100\ \mu\text{A}$ (current due to ambient light transitions at the lowest displayed value of the time axis)

FIG 6-29. Ambient Loop-Cancellation Settling Time




Gain = 20 k Ω , $I_{DC_IN} = 100\ \mu\text{A} \rightarrow 0\ \mu\text{A}$ (current due to ambient light transitions at the lowest displayed value of the time axis)

FIG 6-30. Ambient Loop-Cancellation Settling Time



Gain = 2 k Ω , positive current is sinking current into the photodiode cathode

FIG 6-31. Transimpedance Gain vs Input Current



Gain = 20 k Ω , positive current is sinking current into the photodiode cathode

FIG 6-32. Transimpedance Gain vs Input Current




FIG 6-33. Transimpedance Gain vs Ambient Temperature




FIG 6-34. Transimpedance Gain vs Ambient Temperature

6.9 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT–), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




FIG 6-35. Input Bias Voltage vs Supply Voltage




FIG 6-36. Input Bias Voltage vs Ambient Temperature




FIG 6-37. Quiescent Current vs Ambient Temperature




FIG 6-38. Quiescent Current vs Supply Voltage




FIG 6-39. High-side Swing vs Input Current






FIG 6-40. Low-side Swing vs Input Current

6.9 Typical Characteristics (continued)


at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT+ and OUT-), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)



6-41. Differential Output Offset Gain




6-42. Ambient Light Cancellation Range vs Ambient Temperature




Logic switching demonstrated using $\overline{\text{EN}}$ pin.
 $\overline{\text{IDC_EN}}$ and gain pins behave similarly.


6-43. Logic Threshold vs Ambient Temperature



6-44. Quiescent Current Distribution



6-45. Transimpedance Gain (Low) Distribution



6-46. Transimpedance Gain (High) Distribution

6.9 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $V_{OCM} = \text{open}$, $V_{OD} = 0\text{ V}$, $C_{PD} = 1\text{ pF}$, $\overline{\text{EN}} = 0\text{ V}$ (enabled), $\overline{\text{IDC_EN}} = 3.3\text{ V}$ (disabled), $R_L = 100\ \Omega$ (differential load between OUT^+ and OUT^-), and $T_A = 25^\circ\text{C}$ (unless otherwise noted)




FIG 6-47. Output Common-Mode Voltage (V_{OCM}) Distribution




FIG 6-48. Differential Output Offset Voltage (V_{OD}) Distribution




FIG 6-49. Differential Output Impedance (Z_{OUT}) Distribution





FIG 6-50. Differential Output Impedance (Z_{OUT}) Distribution

The LMH32401-Q1 device is a single-channel, differential output, high-speed transimpedance amplifier (TIA) that features several integrated functions geared towards light detection and ranging (LIDAR) and pulsed time-of-flight (ToF) systems. The LMH32401-Q1 is designed to work with photodiode (PD) configurations that can source or sink current. When the photodiode sinks the photocurrent (the anode is biased to a negative voltage and the cathode is tied to the amplifier input), the fast recovery clamp activates when the amplifier input is overloaded. When the photodiode sources the photocurrent (the cathode is biased to a positive voltage and the anode is tied to the amplifier input), a soft clamp activates when the amplifier input is overloaded. When the soft clamp activates, the amplifier requires more time to recover. The recovery time depends on the level of input overload. The LMH32401-Q1 is offered in a space-saving 3-mm × 3-mm, 16-pin VQFN package and is rated over the temperature range of -40°C to +125°C.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Switched Gain Transimpedance Amplifier

The LMH32401-Q1 features a programmable gain transimpedance amplifier (TIA) stage followed by a fixed-gain, single-ended input to differential output amplifier stage. The closed-loop bandwidth and noise of a TIA are affected by the transimpedance gain and photodiode capacitance. For a given value of photodiode capacitance, the LMH32401-Q1 has higher bandwidth in the device low-gain configuration compared to the high-gain configuration. Increasing the gain of the TIA stage by a factor of X increases the output signal by a factor X , but the noise contribution from the resistor only increases by $\sqrt{X}$. The input-referred noise density of the low-gain configuration is therefore higher than the input-referred noise density of the high-gain configuration.

The gain of the TIA stage is controlled by the GAIN pin. Setting this pin low places the TIA in the low-gain configuration; whereas, setting the pin high places the TIA in a high-gain configuration. The LMH32401-Q1 defaults to the low-gain configuration when the GAIN pin is left floating.

7.3.2 Clamping and Input Protection

The LMH32401-Q1 is designed to work with photodiode (PD) configurations that can source or sink current; however, the LMH32401-Q1 is optimized for a sinking-current configuration. The LMH32401-Q1 is usually used with a PD that is configured with the device cathode tied to the amplifier input and the device anode tied to a negative supply voltage.

The LMH32401-Q1 features two internal clamps: fast-recovery and soft. The fast-recovery clamp is the active clamp when the photodiode is sinking a photocurrent. The soft clamp is the active clamp when the photodiode is sourcing a photocurrent. Stray reflections from nearby objects with high reflectivity can produce large output current pulses from the PD. The linear input range of the LMH32401-Q1 is approximately 65 μA in the high-gain configuration and 650 μA in the low-gain configuration (PD sinking the photocurrent).

Input currents in excess of the linear current range cause the internal nodes of the amplifier to saturate, which increases the amplifier recovery time. The end result is a broadening of the output pulse, leading to blind zones in the system response. To protect against this condition, the LMH32401-Q1 features an integrated clamp that absorbs and diverts the excess current to the positive supply (V_{DD1}) when the amplifier detects the device nodes entering a saturated condition. The integrated clamp minimizes the pulse extension to less than a few ns for input pulses up to 100 mA. The power-supply pins (V_{DD1} and V_{DD2}) must each have bypass capacitors to prevent large input pulses from affecting the differential output stage. When the amplifier is in low-power mode, the clamp circuitry is still active, thereby protecting the TIA input.

7.3.3 ESD Protection

All LMH32401-Q1 pins have an internal electrostatic discharge (ESD) protection diode to the positive and negative supply rails to protect the amplifier from ESD events.

7.3.4 Differential Output Stage


The differential output stage of the LMH32401-Q1 performs the following two functions, which are common across all differential amplifiers:

1. Converts the single-ended output from the TIA stage to a differential output.
2. Performs a common-mode output shift to match the specified ADC input common-mode voltage.

The differential output stage has two 10- Ω series resistors on the output to isolate the amplifier output stage transistors from the package bond-wire inductance and printed circuit board (PCB) capacitance. The net gain of the LMH32401-Q1 (TIA + output stage) is 2 k Ω (low gain) and 20 k Ω (high gain) when driving an external 100- Ω resistor. When the external load resistor is increased above 100 Ω , the effective gain from the IN pin to the differential output pin increases. Conversely, when the external load resistor is decreased to less than 100 Ω , the effective gain from the IN pin to the differential output pin decreases as a result of the larger voltage drop across the two internal 10- Ω resistors. When there is no load resistor between the OUT+ and OUT– pins, the effective gain of the LMH32401-Q1 in the low-gain configuration is 2.4 k Ω , and in the high-gain configuration is 24 k Ω .

The output common-mode voltage of the LMH32401-Q1 is set externally through the V_{OCM} pin. A resistor divider internal to the amplifier (between V_{DD2} and ground) sets the default voltage to 1.1 V. The internal resistors generate common-mode noise that is typically rejected by the CMRR of the subsequent ADC stage. To maximize the amplifier signal-to-noise ratio (SNR), place an external noise bypass capacitor to ground on the V_{OCM} pin. In single-ended signal chains, such as ToF systems that use time-to-digital converters (TDCs), only a single output of the LMH32401-Q1 is required. In such situations, terminate the unused differential output in the same manner as the used output to maintain balance and symmetry. The signal swing of the single-ended output is half of the available differential output swing. Additionally, the common-mode noise of the output stage, which is typically rejected by the differential input ADC, is now added to the total noise, and further degrades SNR.

The output stage of the LMH32401-Q1 has an additional V_{OD} input that sets the differential output between OUT_– and OUT₊. Figure 7-1 shows how each output pin of the LMH32401-Q1 is at the voltage set by the V_{OCM} pin (default = 1.1 V) when the photodiode output current is zero and the V_{OD} input is set to 0 V. When the V_{OD} pin is driven to a voltage of X volts, the two output pins are separated by X volts when the photodiode current is zero. The average voltage is still equal to V_{OCM}. For example, Figure 7-2 shows that if V_{OCM} is set to 1.1 V and V_{OD} is set to 0.4 V, then OUT_– = 1.1 V + 0.2 V = 1.3 V and OUT₊ = 1.1 V – 0.2 V = 0.9 V.



The V_{OD} pin is functional only when the LMH32401-Q1 is used with a PD that sinks the photocurrent. Set V_{OD} = 0 V when the LMH32401-Q1 is interfaced with a PD that sources the photocurrent. The V_{OD} output offset feature is included in the LMH32401-Q1 because the output current of a photodiode is unipolar. Depending on the reverse bias configuration, the photodiode can either sink or source current, but cannot do both simultaneously. With the anode connected to a negative bias and the cathode connected to the TIA stage input, the photodiode can only sink current, which implies that the TIA stage output swings in a positive direction greater than the default input bias voltage (2.47 V). Subsequently, OUT_– only swings less than V_{OCM}, and OUT₊ only swings greater than V_{OCM}. Figure 7-1 shows how the LMH32401-Q1 device only uses half of the output swing range ($V_{OUT} = V_{OUT+} - V_{OUT-}$) when V_{OD} = 0 V because one output never swings less than V_{OCM} and the other output never exceeds V_{OCM}. The signal dynamic range in this case is $0.4 V_{PP} - 0 V = 0.4 V_{PP}$.

Figure 7-2 shows how the V_{OD} pin voltage allows OUT_– to be level-shifted to greater than V_{OCM}, and OUT₊ to be level-shifted below V_{OCM} to maximize the output swing capabilities of the amplifier. The signal dynamic range in this case is $0.4 V_{PP} - (-0.4 V_{PP}) = 0.8 V_{PP}$.

When the LMH32401-Q1 device drives a 100-Ω load, the voltage set at the V_{OD} pin is equal to the differential output offset ($V_{OD} = V_{OUT+} - V_{OUT-}$) when the input signal current is zero. Use Equation 1 to calculate the differential output offset under other load conditions.

$$V_{OD} = 1.2 \times V_{VOD} \times \frac{R_L}{R_L + 20\Omega} \quad (1)$$

where

- V_{VOD} = Voltage applied at pin 9
- $V_{OD} = (V_{OUT-}) - (V_{OUT+})$

- R_L = External load resistance

7.4 Device Functional Modes


7.4.1 Ambient Light Cancellation (ALC) Mode

The LMH32401-Q1 has an integrated, dc, ambient light cancellation (ALC) loop that cancels any voltage offsets as a result of incidental ambient light. ALC mode only works when the PD is sinking the photocurrent. To enable ALC mode, set $\overline{IDC_EN}$ low. Incidental ambient light on a photodiode produces a dc current that results in an offset voltage at the output of the LMH32401-Q1 TIA stage. セクション 7.2 shows how the ALC loop senses the low-frequency dc offset at the output of the TIA stage and compares the offset against the internal reference voltage (V_{REF}). The ALC loop then outputs an opposing dc current (I_{DC}) to compensate for the differential offset voltage at the device input. The ALC loop has a high-pass cutoff frequency of 100 kHz. ALC mode is disabled when the amplifier is placed in power-down mode.

The shot noise current introduced by the ALC loop increases the overall amplifier noise; therefore, if the ambient-light level is negligible, disable the loop to improve SNR. The ALC loop helps save PCB space and system costs by eliminating the need for external ac-coupling, passive components. Additionally, the extra trace inductance and PCB capacitance introduced by using external ac-coupling components degrade the LMH32401-Q1 dynamic performance.

7.4.2 Power-Down Mode (Multiplexer Mode)

To place the LMH32401-Q1 into a power-down mode, and thus help save system power, set $\overline{EN}$ high. Power-down mode puts the outputs of the LMH32401-Q1 internal amplifiers, including the differential outputs, into a high-impedance state. If a system consists of several photodiode and amplifier channels multiplexed to a single ADC channel, 図 7-3 shows how this device feature can further save board space and cost by eliminating the need for a discrete high-speed multiplexer. The disabled channel outputs are not an ideal open circuit; therefore, as the number of multiplexed channels increases, the disabled channels begin to load the enabled channel. Multiplexing more than four channels in parallel degrades the performance of the enabled channel. When the amplifier is in power-down mode, the clamp circuitry is still active, thereby protecting the TIA input. The ALC loop is disabled when the amplifier is placed in power-down mode. When the LMH32401-Q1 is brought out of power-down operation, the ALC loop requires several time constants to settle. 図 6-9 shows the low-frequency loop response, which in turn determines the time constant required for the loop to settle.



7-3. Configuring Two LMH32401-Q1 Devices in Multiplexer Mode to Drive a Single ADC

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The differential outputs of the LMH32401-Q1 can directly drive a high-speed differential input ADC. [図 8-1](#) shows the LMH32401-Q1 differential outputs directly driving the [ADC12QJ1600](#). The effective signal gain between the TIA input and the ADC input is 2 kΩ or 20 kΩ when driving an ADC with a 100-Ω differential input impedance ($R_{ADC_IN} = 50\ \Omega$). [式 2](#) gives the effective signal gain between the TIA input and the ADC input when driving an ADC with any other value of differential input impedance ($R_{ADC_IN} \neq 50\ \Omega$).




図 8-1. LMH32401-Q1 to ADC Interface

$$A_Z = 2\text{ k}\Omega \left(\text{or } 20\text{ k}\Omega \right) \times 1.2 \times \frac{2 \times R_{ADC_IN}}{(2 \times R_{ADC_IN} + 20\ \Omega)} \quad (2)$$

where

- A_Z = Differential gain from the TIA input to the ADC input
- R_{ADC_IN} = Input resistance of the ADC

図 8-2 shows a matching resistor network between the LMH32401-Q1 output and the ADC12QJ1600 input. The matching network is needed to prevent signal reflections when the signal path between the LMH32401-Q1 and ADC is very long. 式 3 gives the effective gain from the TIA input to the ADC input when using a matching resistor network.




図 8-2. LMH32401-Q1 to ADC Interface With a Matching Resistor Network

$$A_Z = 2 \text{ k}\Omega \left(\text{or } 20 \text{ k}\Omega \right) \times 1.2 \times \frac{2 \times R_{\text{ADC_IN}}}{(2 \times R_{\text{ADC_IN}} + 2 \times R_{\text{ISO}} + 20 \Omega)} \quad (3)$$

where

- A_Z = Gain from the TIA input to the ADC input
- $R_{\text{ADC_IN}}$ = Differential input resistance of the ADC
- R_{ISO} = Series resistance between the TIA and ADC


式 4 gives the voltage to be applied at VOD (pin 9) if a certain differential offset voltage (V_{OD}) is needed at the ADC input for the circuit in 図 8-2.

$$V_{\text{VOD}} = V_{\text{OD}} \times \left(\frac{1}{1.2} \right) \times \frac{(2 \times R_{\text{ADC_IN}} + 2 \times R_{\text{ISO}} + 20 \Omega)}{(2 \times R_{\text{ADC_IN}})} \quad (4)$$

where

- V_{VOD} = Voltage applied at pin 9
- V_{OD} = Desired differential offset voltage at the ADC input
- $R_{\text{ADC_IN}}$ = Differential input resistance of the ADC
- R_{ISO} = Series resistance between the TIA and ADC

8.2 Typical Application



8-3. LMH32401-Q1 Test Circuit

This section demonstrates the performance of the LMH32401-Q1 device when the input current flows into the IN pin. [Figure 8-3](#) shows the circuit used to test the LMH32401-Q1 device with a voltage source. This configuration demonstrates the use case when the photodiode anode is tied to the amplifier input and the photodiode cathode is tied to a positive voltage greater than 2.47 V.

8.2.1 Design Requirements

The objective is to design a low-noise, wideband differential output transimpedance amplifier. The design requirements are as follows:

- Amplifier supply voltage: 3.3 V
- Transimpedance gain: 2 k Ω and 20 k Ω
- Input capacitance: $C_{PCB} \cong 1$ pF
- Target bandwidth: > 250 MHz
- Differential output offset (VOD): 0 V
- Ambient light cancellation ($\overline{IDC_EN}$): 3.3 V (disabled)

8.2.2 Detailed Design Procedure

Figure 8-3 shows the test circuit used to measure the LMH32401-Q1 bandwidth and transient pulse response. The voltage source is dc biased close to the input bias voltage of the LMH32401-Q1 (approximately 2.47 V). The internal design of the LMH32401-Q1 is optimized to only source current out of the input pin (pin 3), and all the data shown previously are with the current flowing out of the pin. When the voltage input from the source exceeds 2.47 V, the LMH32401-Q1 input sinks the current. Set $V_{\text{VOD}} = 0$ V when the input must sink the current from the photodiode, or in this case, the voltage source. Set the dc bias so that sum of the input ac and dc component is always greater than the input voltage (2.47 V) when testing the LMH32401-Q1 with a network analyzer or sinusoidal source.

Figure 8-4 and Figure 8-5 shows the bandwidth of the LMH32401-Q1 when the device input is sinking the current. The input current range of the LMH32401-Q1 is reduced when the device input is sinking the current. This effect is seen by the decrease in bandwidth as the output swing increases and is more pronounced in a gain configuration of 20 k Ω . Compare Figure 8-4 with Figure 6-1 and Figure 6-3 to see the effect of current direction and input range in a 2-k Ω gain configuration. In a similar way, compare Figure 8-5 with Figure 6-2 and Figure 6-4 to see the effect of current direction and input range in a gain of 20 k Ω .

Figure 8-6 and Figure 8-7 show the pulsed-output response of the LMH32401-Q1 when the input current is increased past the amplifier linear input range. When the input is sinking current, a soft clamp aids in fast recovery; however, the pulse stretches slightly as the input current overrange increases. Compare Figure 8-6 with Figure 6-21 to see the pulse extension effect in a gain of 2 k Ω . Compare Figure 8-7 with Figure 6-22 to see the pulse extension effect in a gain of 20 k Ω . Knowledge of the pulse extension is used to determine the approximate input current, even under overrange situations that can occur because of the presence of retro-reflectors in the environment. As Figure 7-1 shows, each half of the differential output pulse swings greater than or less than the V_{OCM} voltage, and the resulting maximum differential output swing is 0.75 V_{PP} because V_{OD} is set to 0 V. Consequently, only half of the total ADC range is used in this photodiode configuration.

8.2.3 Application Curves




Figure 8-4. Bandwidth vs Output Swing (Gain = 2 k Ω)




Figure 8-5. Bandwidth vs Output Swing (Gain = 20 k Ω)




Figure 8-6. Pulse Response vs Input Current (Gain = 2 k Ω)




Figure 8-7. Pulse Response vs Input Current (Gain = 20 k Ω)

8.3 Power Supply Recommendations

The LMH32401-Q1 operates on 3.3-V supplies. Always drive the VDD1 and VDD2 pins from the same supply source, and individually bypass these two pins. Always maintain a low power-supply source impedance across frequency; therefore, use multiple bypass capacitors in parallel. Place the bypass capacitors as close as possible to the supply pins. Place the smallest capacitor on the same side of the PCB as the LMH32401-Q1 device. If possible, place the larger-valued bypass capacitors on the opposite side of the PCB using multiple vias to reduce the series inductance resulting from the vias. To operate the LMH32401-Q1 on bipolar supplies, connect pins 1 and 7 to the negative supply. Always connect the thermal pad to the most negative supply. Appropriately level shift the digital pin threshold voltages because the pins are connected to voltages at pins 1 and 7.


8.4 Layout

8.4.1 Layout Guidelines

Achieving the best performance with a high-frequency amplifier, such as the LMH32401-Q1, requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include the following:

- **Minimize parasitic capacitance from the signal I/O pins to ac ground.** Parasitic capacitance on the output pins can cause instability; whereas, parasitic capacitance on the input pin reduces the amplifier bandwidth. To reduce unwanted capacitance, cut out the power and ground traces under the signal input and output pins. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- **Minimize the distance from the power-supply pins to high-frequency bypass capacitors.** Use high-quality, 100-pF to 0.1- μ F, C0G and NPO-type decoupling capacitors with voltage ratings at least three times greater than the amplifiers maximum power supplies. Place the smallest-value capacitors on the same side as the DUT. If space constraints force the larger-value bypass capacitors to be placed on the opposite side of the PCB, then use multiple vias on the supply and ground side of the capacitors. This configuration provides a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2- μ F to 6.8- μ F) decoupling capacitors that are effective at lower frequency must be used on the supply pins. Place these decoupling capacitors further from the device. Share the decoupling capacitors among several devices in the same area of the printed circuit board (PCB).

8.4.2 Layout Example



8-8. Layout Recommendation

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

For development support on this product, see the following:

- Texas Instruments, [LMH32401 Transimpedance Amplifier Evaluation Module](#).
- Texas Instruments, [Optical Front-End System Reference Design design guide](#).
- Texas Instruments, [LIDAR-Pulsed Time-of-Flight Reference Design Using High-Speed Data Converters design guide](#).
- Texas Instruments, [LIDAR Pulsed Time of Flight Reference Design design guide](#).

9.2 Documentation Support

9.2.1 Related Documentation

- Texas Instruments, [LMH32401IRGT Evaluation Module user's guide](#).
- Texas Instruments, [Transimpedance Considerations for High-Speed Amplifiers application report](#).
- Texas Instruments, [What You Need To Know About Transimpedance Amplifiers – Part 1 blog](#).
- Texas Instruments, [An Introduction to Automotive LIDAR](#).
- Texas Instruments, [Maximizing the Dynamic Range of Analog Front Ends Having a Transimpedance Amplifier](#).
- Texas Instruments, [Time of Flight and LIDAR – Optical Front End Design](#).
- Texas Instruments, [What You Need To Know About Transimpedance Amplifiers – Part 2 blog](#).
- Texas Instruments, [Training Video: How to Design Transimpedance Amplifier Circuits](#).
- Texas Instruments, [Training Video: High-Speed Transimpedance Amplifier Design Flow](#).
- Texas Instruments, [Training Video: How to Convert a TINA-TI Model into a Generic SPICE Model](#).

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMH32401QWRGTRQ1	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L401Q
LMH32401QWRGTRQ1.B	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L401Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMH32401-Q1 :

- Catalog : [LMH32401](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH32401QWRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH32401QWRGTRQ1	VQFN	RGT	16	3000	367.0	367.0	35.0

RGT 16

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4229414/A 02/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RGT0016K

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4229414/A 02/2023

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016K

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
 84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:25X

4229414/A 02/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated