







LMG2610 JAJSLV7A - OCTOBER 2022 - REVISED DECEMBER 2022


LMG2610 アクティブ・クランプ用 650V GaN ハーフブリッジを内蔵したフラ イバック・コンバータ

1 特長

- 650V GaN パワー FET ハーフブリッジ
- 170m Ω ローサイドおよび 248m Ω ハイサイド GaN FET
- 伝搬遅延が小さく、ターンオン・スルーレート制御を調 整可能な内蔵ゲート・ドライバ
- 広い帯域幅で高精度の電流検出エミュレーション
- ローサイド/ハイサイド・ゲート・ドライブ・インターロック
- ハイサイド・ゲート・ドライブ信号レベル・シフタ
- スマート・スイッチ付きブートストラップ・ダイオード機能
- ハイサイドの起動:8µs 未満
- ローサイド/ハイサイドのサイクルごとの過電流保護
- FLT ピン通知付きの過熱保護
- AUX アイドル静止電流:240µA
- AUX スタンバイ静止電流:50µA
- BST アイドル静止電流:60µA
- 電源および入力ロジック・ピン最大電圧:26V
- デュアル・サーマル・パッド付き 9mm x 7mm QFN パ ッケージ

2 アプリケーション

- アクティブ・クランプ・フライバック・パワー・コンバータ
- AC/DC アダプタおよびチャージャ
- AC/DC USB 壁コンセント電源
- AC/DC 補助電源



概略ブロック図

3 概要

LMG2610 は、スイッチ・モード電源アプリケーションの 75W 未満のアクティブ・クランプ・フライバック (ACF) コン バータに適した 650V GaN パワー FET ハーフブリッジで す。LMG2610 は、ハーフブリッジ・パワー FET、ゲート・ド ライバ、ブートストラップ・ダイオード、ハイサイド・ゲート・ド ライブ・レベル・シフタを 9mm x 7mm の QFN パッケージ に統合することで、設計の簡素化、部品点数の低減、基 板面積の低減を実現しています。

GaN FET の非対称の抵抗値は、ACF の動作条件に合 わせて最適化されています。プログラマブルなターンオン・ スルーレートにより、EMI とリンギングを制御できます。ロー サイド電流検出エミュレーションにより、従来の電流検出抵 抗方式よりも消費電力を低減でき、またローサイドのサー マル・パッドを冷却用 PCB 電源グランドに接続できます。

ハイサイド・ゲート・ドライブ信号レベル・シフタにより、外付 けソリューションに見られるノイズとバースト・モード電力消 費の問題を解消できます。スマート・スイッチ付き GaN ブ ートストラップ FET を使うと、ダイオードの順方向電圧降下 がなく、ハイサイド電源を過充電せず、逆方向回復電荷が ありません。

LMG2610 は、小さい静止電流と高速な起動時間によっ て、コンバータの軽負荷効率要件とバースト・モード動作 に対応しています。保護機能には、FET ターンオン・イン ターロック、低電圧誤動作防止 (UVLO)、サイクル単位の 電流制限、過熱シャットダウンが含まれます。

製品情報

部品番号	パッケージ (1)	本体サイズ (公称)
LMG2610	QFN	9.00mm × 7.00mm






Table of Contents

1 特長	1	8.2 Functional Block Diagram	19
2 アプリケーション		8.3 Feature Description	20
3 概要		8.4 Device Functional Modes	27
4 Revision History		9 Application and Implementation	28
5 Pin Configuration and Functions		9.1 Application Information	28
6 Specifications		9.2 Typical Application	29
6.1 Absolute Maximum Ratings		9.3 Power Supply Recommendations	31
6.2 ESD Ratings		9.4 Layout	32
6.3 Recommended Operating Conditions		10 Device and Documentation Support	35
6.4 Thermal Information		10.1 Documentation Support	35
6.5 Electrical Characteristics		10.2 Receiving Notification of Documentation Updates	35
6.6 Switching Characteristics		10.3 サポート・リソース	35
6.7 Typical Characteristics		10.4 Trademarks	35
7 Parameter Measurement Information		10.5 Electrostatic Discharge Caution	35
7.1 GaN Power FET Switching Parameters	16	10.6 Glossary	35
8 Detailed Description		11 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	36

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision * (October 2022) to Revision A (December 2022)	Page
•	データシートのステータスを「事前情報」から「量産データ」に変更	1

5 Pin Configuration and Functions




図 5-1. RRG Package, 40-Pin VQFN (Top View)



表 5-1. Pin Functions

F	PIN	(4)	表 5-1. Fill FullCtions
NAME NO.		TYPE ⁽¹⁾	DESCRIPTION
NC1	1, 13	NC	Used to anchor QFN package to PCB. Pins must be soldered to PCB landing pads. The PCB landing pads are non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally connected to DH.
DH	2-12	Р	High-side GaN FET drain. Internally connected to NC1.
sw	14-16	Р	GaN FET half-bridge switch node between the high-side GaN FET source and low-side GaN FET drain. Internally connected to PADH.
NC2	17, 21, 37	NC	Used to anchor QFN package to PCB. Pins must be soldered to PCB landing pads. The PCB landing pads are non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally connected to AGND, SL, and PADL.
SL	18-20, 22-27	Р	Low-side GaN FET source. Internally connected to AGND, PADL, and NC2.
EN	28	I	Enable. Used to toggle between active and standby modes. The standby mode has reduced quiescent current to support converter light load efficiency targets. There is a forward biased ESD diode from EN to AUX so avoid driving EN higher than AUX.
INH	29	I	High-side gate-drive control input. Referenced to AGND. Signal is level shifted internally to the high-side GaN FET driver. There is a forward biased ESD diode from INH to AUX so avoid driving INH higher than AUX.
INL	30	ı	Low-side gate-drive control input. Referenced to AGND. There is a forward biased ESD diode from INL to AUX so avoid driving INL higher than AUX.
AGND	31	GND	Low-side analog ground. Internally connected to SL, PADL, and NC2.
CS	32	0	Current-sense emulation output. Outputs 1 ma/A scaled replica of the low-side GaN FET current. Feed output current into a resistor to create a current sense voltage signal. Reference the resistor to the power supply controller IC local ground. This function replaces the external current-sense resistor that is used in series with the low-side FET.
NC3	33	NC	Used to anchor QFN package to PCB. Pin must be soldered to a PCB landing pad. The PCB landing pad is non-solder mask defined pad and must not be physically connected to any other metal on the PCB. Pin not connected internally.
FLT	34	0	Active-low fault output. Open-drain output that asserts during an over-temperature shut down.
AUX	35	Р	Auxiliary voltage rail. Low-side supply voltage. Connect a local bypass capacitor between AUX and AGND.
RDRVL	36	ı	Low-side drive strength control resistor. Set a resistance between RDRVL and AGND to program the low-side GaN FET turn-on slew rate.
BST	38	Р	Bootstrap voltage rail. High-side supply voltage. The bootstrap diode function between AUX and BST is internally provided. Connect an appropriately sized bootstrap capacitor between BST and SW. Recommend to make the SW connection using NC4 as a pass through connection to PADH (PADH = SW) as explained in the NC4 description.
RDRVH	39	ı	High-side drive strength control resistor. Set a resistance between RDRVH and SW to program the high-side GaN FET turn-on slew rate. Recommend to make the SW connection using NC4 as a pass through connection to PADH (PADH = SW) as explained in the NC4 description.
NC4	40	NC	Pin is not functional. Pin is high impedance and referenced to SW. Recommend to connect pin to PADH (PADH = SW) to use as convenient connection for the BST bypass capacitor and the RDRVH resistor. See the example board layout in the <i>Layout Example</i> section.
PADH	41	TP	High-side thermal pad. Internally connected to SW. All the SW current can be conducted with PADH (PADH = SW).
PADL	42	TP	Low-side thermal pad. Internally connected to SL, AGND, and NC2. All the SL current can be conducted with PADL (PADL = SL).

⁽¹⁾ I = Input, O = Output, G = Ground, P = Power, NC = No Connect, TP = Thermal Pad.

6 Specifications

6.1 Absolute Maximum Ratings

Unless otherwise noted: voltages are respect to AGND⁽¹⁾

			MIN	MAX	UNIT
V _{DS(Is)}	Low-side drain-source (SW to SL) voltage, FET off			650	V
	Low-side drain-source (SW to SL) voltage, surge condit	tion, FET off ⁽²⁾		720	V
V _{DS(tr)(surge)}	Low-side drain-source (SW to SL) transient ringing pea FET off ⁽²⁾	k voltage, surge condition,		800	٧
	High-side drain source (DH to SW) voltage, FET off			650	V
	igh-side drain-source (DH to SW) voltage, surge condition, FET off (2)			720	V
VDS(surge)(Is)	High-side drain-source (DH to SW) transient ringing per FET off ⁽²⁾	ak voltage, surge condition,		800	V
		AUX	-0.3	30	V
	Pin voltage	EN, INL, INH, FLT	-0.3	V _{AUX} + 0.3	V
		CS	-0.3	5.5	V
		RDRVL	-0.3	4	V
	Din velta es ta CW	BST	-0.3	30	V
	Pin voltage to SW	RDRVH	-0.3	4	V
D(peak)(ls)	Low-side drain (SW to SL) peak current, FET on	rain-source (DH to SW) voltage, surge condition, FET off (2) rain-source (DH to SW) transient ringing peak voltage, surge condition, AUX EN, INL, INH, FLT CS RDRVL BST RDRVH rain (SW to SL) peak current, FET on ource (SL to SW) peak current, FET off rain (DH to SW) peak current, FET off k current CS FLT (while asserted) unction temperature	-6.4	Internally limited	Α
S(peak)(ls)	Low-side source (SL to SW) peak current, FET off			6.4	Α
D(peak)(hs)	High-side drain (DH to SW) peak current, FET on		-4	Internally limited	Α
S(peak)(hs)	High-side source (SW to DH) peak current, FET off			4	Α
		CS		10	mA
	Positive sink current	FLT (while asserted)		Internally limited	mA
TJ	Operating junction temperature		-40	150	°C
T _{stq}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Pins1 through 16, Pins 38 through 40	±1000	٧
V _(ESD)	Electrostatic		Pins 17 through 37	±2000	V
- (LGD)	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾		±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ See GaN Power FET Switching Capability for more information on the GaN FET switching capability.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

Unless otherwise noted: voltages are respect to AGND

			MIN	NOM	MAX	UNIT
	Supply voltage	AUX	10		26	V
	Supply voltage to SW	BST	7.5		26	V
	Input voltage	EN, INL, INH	0		V_{AUX}	V
	Pull-up voltage on open-drain output	FLT	0		V_{AUX}	V
V _{IH}	High-level input voltage	EN, INL, INH	2.5			V
V _{IL}	Low-level input voltage				0.6	V
I _{D(peak)(ls)}	Low-side drain (SW to SL) peak current,	FET on	-3.2		5.4	Α
I _{D(peak)(hs)}	High-side drain (DH to SW) peak current	, FET on	-2		3	Α
C _{AUX}	AUX to AGND capacitance from external	bypass capacitor	3 x C _{BST}			μF
C _{BST_SW}	BST to SW capacitance from external by	pass capacitor	0.010			μF
	RDRVL to AGND resistance from external slew-rate control resistor to configure below low-side slew rate settings					
_	slew rate setting 0 (slowest)			120	open	kΩ
V_{IL} $I_{D(peak)(ls)}$ $I_{D(peak)(hs)}$ C_{AUX}	slew rate setting 1		42.5	47	51.5	kΩ
	slew rate setting 2		20	22	24	kΩ
	slew rate setting 3 (fastest)		0	5.6	11	kΩ
V _{IH} V _{IL} I _{D(peak)(ls)} I _{D(peak)(hs)} C _{AUX} C _{BST_SW} R _{RDRVL} R _{RDRVL} S _S S	RDRVH to SW resistance from external shigh-side slew rate settings	slew-rate control resistor to configure below				
Redevu	slew rate setting 0 (slowest)		90	120	open	kΩ
	slew rate setting 1		42.5	47	51.5	kΩ
	slew rate setting 2		20	22	24	kΩ
V _{IH} V _{IL} I _{D(peak)(Is)} I _{D(peak)(hs)} C _{AUX} C _{BST_SW} R _{RDRVL} R _{RDRVH_SW}	slew rate setting 3 (fastest)		0	5.6	11	kΩ

6.4 Thermal Information

		LMG2610	
	THERMAL METRIC ⁽¹⁾	RRG (VQFN)	UNIT
		40 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.22	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report

Product Folder Links: LMG2610

6.5 Electrical Characteristics

1) Symbol definitions: $V_{DS(ls)} = SW$ to SL voltage; $I_{DS(ls)} = SW$ to SL current; $V_{DS(hs)} = DH$ to SW voltage; $I_{D(hs)} = DH$ to SW current; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; -40 °C $\leq T_J \leq 125$ °C; $10 \leq V_{ALIX} \leq 26$; $7.5 \leq V_{BST-SW} \leq 26$; $V_{FN} = 5$ V; $V_{INI} = 0$ V; $V_{INH} = 0$ V; $V_{RDRVI} = 0$ Ω ; $V_{RDRVI} = 0$ $V_{RDRVI} = 0$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW-SID	E GAN POWER FET					
n	Duning and an arranged to the second	V _{INL} = 5 V, I _{D(Is)} = 3 A, T _J = 25°C		170		0
R _{DS(on)(ls)}	Drain-source (SW to SL) on resistance	V _{INL} = 5 V, I _{D(ls)} = 3 A, T _J = 125°C		325		mΩ
,	Source-drain (SL to SW) third-quadrant	SL to SW current = 0.1 A		-1.9		
$V_{SD(ls)}$	voltage	SL to SW current = 1 A		-2.6		V
	Desir (CWAs CL) lastes as sument	V _{DS(hs)} = 0 V, V _{DS(ls)} = 650 V, T _J = 25 °C		2		
DSS(ls)	Drain (SW to SL) leakage current	V _{DS(hs)} = 0 V, V _{DS(ls)} = 650 V, T _J = 125 °C		10		μA
Q _{OSS(ls)}	Output (SW to SL) charge			19.7		nC
C _{OSS(Is)}	Output (SW to SL) capacitance	1		22		pF
E _{OSS(Is)}	Output (SW to SL) capacitance stored energy	V _{DS(hs)} = 0 V, V _{DS(ls)} = 400 V	2.32		μJ	
C _{OSS,er(ls)}	Energy related effective output (SW to SL) capacitance			29		pF
C _{OSS,tr(Is)}	Time related effective output (SW to SL) capacitance	V _{DS(hs)} = 0 V, V _{DS(ls)} = 0 V to 400 V		49.2		pF
Q _{RR(ls)}	Reverse recovery charge			0		nC
HIGH-SID	E GAN POWER FET				•	
R _{DS(on)}	Duning and an analysis of the CMA and the control of the control o	V _{INH} = 5 V, I _{D(hs)} = 1.75 A, T _J = 25°C		248		0
(hs)	Drain-source (DH to SW) on resistance	V _{INH} = 5 V, I _{D(hs)} = 1.75 A, T _J = 125°C		470		mΩ
.,	Source-drain (SW to DH) third-quadrant	SW to DH current = 0.1 A		-2		
√ _{SD(hs)}	voltage	SW to DH current = 1 A		-2.7	V	
	Desir (DI I to CM) Is also as assument	V _{DS(ls)} = 0 V, V _{DS(hs)} = 650 V, T _J = 25 °C	1.4			
DSS(hs)	Drain (DH to SW) leakage current	V _{DS(ls)} = 0 V, V _{DS(hs)} = 650 V, T _J = 125 °C		7		μA
Q _{OSS(hs)}	Output (DH to SW) charge			15.51		nC
Coss(hs)	Output (DH to SW) capacitance	1		22.4		pF
OSS(hs)	Output (DH to SW) capacitance stored energy	V _{DS(ls)} = 0 V, V _{DS(hs)} = 400 V		2.15		μJ
C _{OSS,er(hs}	Energy related effective output (DH to SW) capacitance			26.9		pF
C _{OSS,tr(hs}	Time related effective output (DH to SW) capacitance	V _{DS(Is)} = 0 V, V _{DS(hs)} = 0 V to 400 V		38.78		pF
Q _{RR(hs)}	Reverse recovery charge			0		nC
	E OVERCURRENT PROTECTION					
T(OC)(Is)	Overcurrent fault – threshold current		5.4	5.9	6.4	Α
HIGH-SID	E OVERCURRENT PROTECTION	-				
T(OC)(hs)	Overcurrent fault – threshold current		3	3.5	4	Α
	RAP RECTIFIER					
R _{DS(on)}	AUX to BST on resistance	V _{INL} = 5 V, V _{AUX_BST} = 1 V, T _J = 25°C V _{INL} = 5 V, V _{AUX_BST} = 1 V, T _J = 125°C		8		Ω
	AUX to BST current limit	V _{INL} = 5 V, V _{AUX BST} = 7 V	210	240	270	mA
	BST to AUX reverse current blocking	V _{INL} = 5 V	210	15	210	mA



1) Symbol definitions: $V_{DS(ls)} = SW$ to SL voltage; $I_{DS(ls)} = SW$ to SL current; $V_{DS(hs)} = DH$ to SW voltage; $I_{D(hs)} = DH$ to SW current; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; -40 °C \leq T_J \leq 125 °C; 10 \leq $V_{AUX} \leq$ 26; $V_{SST_SW} \leq$ 26; $V_{EN} = 5$ V; $V_{INL} = 0$ V; $V_{INH} = 0$ V; $V_{RDRVL} = 0$ Ω ; $V_{RDRVL} = 0$ $V_{RDRVL} = 0$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
cs						
	Current sense gain (I _{CS(src)} / I _{D(LS)})	$V_{INL} = 5 \text{ V}, 0 \text{ A} \le I_{D(ls)} < I_{T(OC)(ls)}, 0 \text{ V} \le V_{CS} \le 2 \text{ V}$		1		mA/A
	Current sense input offset current	$V_{INL} = 5 \text{ V}, \text{ 0 A} \le I_{D(ls)} < I_{T(OC)(ls)}, \text{ 0 V} \le V_{CS} \le 2 \text{ V}$	-50		50	mA
	Initial held output after overcurrent fault occurs while INL remains high	V _{INL} = 5 V, 0 V ≤ V _{CS} ≤ 2 V			7	mA
, ,	Final held output after overcurrent fault occurs while INL remains high	V _{INL} = 5 V, 0 V ≤ V _{CS} ≤ 2 V	10	12	15.5	mA
	Output clamp voltage	V _{INL} = 5 V, I _{D(ls)} = 5 A, CS sinking 5 mA from external source		2.5		V
EN, INL, I	INH				·	
V _{IT+}	Positive-going input threshold voltage		1.7		2.45	V
V _{IT} _	Negative-going input threshold voltage		0.7		1.3	V
	Input threshold voltage hysteresis			1	1 50 7 12 15.5 2.5 2.45 1.3 1 400 600 10 150 130 20 200 1 9.3 9.7 9.0 9.4 250 50 80 250 370	V
OVER-TI	Pull-down resistance	0 V ≤ V _{PIN} ≤ 3 V	200	400	600	kΩ
	Pull-down current	V _{AUX} = 26 V; 10 V ≤ V _{PIN} ≤ 26 V		TYP MAX 1 50 7 12 15.5 2.5 2.45 1.3 1 400 600 10 150 130 20 200 1 9.3 9.7 9.0 9.4 250 50 80 250 370 1370 3.1 7 7.3 5.1 5.4 65 100 330		μA
OVER-TE	MPERATURE PROTECTION	-				
	Temperature fault – postive-going threshold temperature			150		°C
	Temperature fault – negative-going threshold temperature			130		°C
	Temperature fault – threshold temperature hysteresis			20		°C
FLT		,			<u> </u>	
	Low-level output voltage	FLT sinking 1mA while asserted			200	mV
	Off-state current	V _{FLT} = V _{AUX} while de-asserted			1	μA
AUX	1	1				
ICS(src) (OC)(final) EN, INL, I VIT+ VIT- OVER-TE AUX VAUX,T+ (UVLO) BST VBST_SW, T+(UVLO)	UVLO – positive-going threshold voltage		8.9	9.3	9.7	V
	UVLO – negative-going threshold voltage		8.6	9.0	9.4	V
	UVLO – threshold voltage hysteresis			250	1 50 7 7 15.5 15 10 80 80 80 80 80 80 80 80 80 80 80 80 80	mV
	Standby quiescent current	V _{EN} = 0 V		50		μA
	Ouisseent surrent			250	370	μΑ
	Quiescent current	V _{INL} = 5 V, I _{D(Is)} = 0 A		1370		μA
	Operating current	V _{INL} = 0 V or 5 V, V _{DS(Is)} = 0 V, f _{INL} = 500 kHz, I _{D(Is)} = 0 A		3.1		mA
BST		,				
	V _{BST_SW} UVLO for FET to turn on – positive-going threshold voltage		6.7	7	7.3	V
	V _{BST_SW} UVLO for FET to stay on- negative-going threshold voltage		4.8	5.1	5.4	V
	Quiescent current			65	100	
	Quiescent current	V _{INH} = 5 V		330		μA
	Operating current	V _{INH} = 0 V or 5 V, V _{DS(hs)} = 0 V; f _{INH} = 500 kHz		1.2		mA

6.6 Switching Characteristics

1) Symbol definitions: $V_{DS(ls)} = SW$ to SL voltage; $I_{DS(ls)} = SW$ to SL current; $V_{DS(hs)} = DH$ to SW voltage; $I_{D(hs)} = DH$ to SW current; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; -40 °C $\leq T_J \leq 125$ °C; $10 \leq V_{AUX} \leq 26$; $7.5 \leq V_{BST-SW} \leq 26$; $V_{EN} = 5$ V; $V_{INL} = 0$ V; $V_{INH} = 0$ V; $V_{RDRVL} = 0$ Ω ; $V_{RDRVH-SW} = 0$ $V_{RDRVH-S$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW-SIE	E GAN POWER FET					
		From V _{INL} > V _{INL,IT+} to I _{D(Is)} > 50 mA, V _{BUS} = 400 V, L _{HB} current = 2 A, at below low-side slew rate settings, see GaN Power FET Switching Parameters				
t _{d(on)} (Idrain)(Is)	Drain current turn-on delay time	slew rate setting 0 (slowest)		68		
		slew rate setting 1		40		no
		slew rate setting 2		35		ns
		slew rate setting 3 (fastest)		34		
		From V _{INL} > V _{INL,IT+} to V _{DS(Is)} < 320 V, V _{BUS} = 400 V, L _{HB} current = 2 A, at below low-side slew rate settings, see GaN Power FET Switching Parameters				
t _{d(on)(ls)}	Turn-on delay time	slew rate setting 0 (slowest)		91		
		slew rate setting 1		50		
		slew rate setting 2		43		ns
		slew rate setting 3 (fastest)		37		
	Turn-on rise time	From V _{DS(Is)} < 320 V to V _{DS(Is)} < 80 V, V _{BUS} = 400 V, L _{HB} current = 2 A, at below low-side slew rate settings, see GaN Power FET Switching Parameters				
t _{r(on)(ls)}		slew rate setting 0 (slowest)		14.9		
		slew rate setting 1		5.6		
		slew rate setting 2		3.8		ns
		slew rate setting 3 (fastest)		1.9		
t _{d(off)(ls)}	Turn-off delay time	From V _{INL} < V _{INL,IT} to V _{DS(Is)} > 80 V, V _{BUS} = 400 V, L _{HB} current = 2 A, (independent of slew rate setting), see GaN Power FET Switching Parameters		43		ns
$t_{\sf f(off)(ls)}$	Turn-off fall time	From $V_{DS(ls)} > 80 \text{ V to } V_{DS(ls)} > 320 \text{ V},$ $V_{BUS} = 400 \text{ V}, L_{HB} \text{ current} = 2 \text{ A},$ (independent of slew rate setting), see GaN Power FET Switching Parameters		12.5		ns
	Turn on alous sate	From V _{DS(Is)} < 250 V to V _{DS(Is)} < 150 V, T _J = 25 °C, V _{BUS} = 400 V, L _{HB} current = 2 A, at below low-side slew rate settings, see GaN Power FET Switching Parameters				
	Turn-on slew rate	slew rate setting 0 (slowest)		20		
		slew rate setting 1		50		V/ns
		slew rate setting 2		70		V/IIS
		slew rate setting 3 (fastest)		140		



1) Symbol definitions: $V_{DS(|s)} = SW$ to SL voltage; $I_{DS(|s)} = SW$ to SL current; $V_{DS(hs)} = DH$ to SW voltage; $I_{D(hs)} = DH$ to SW current; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; -40 °C \leq T_J \leq 125 °C; 10 \leq $V_{AUX} \leq$ 26; $V_{SST_SW} \leq$ 26; $V_{EN} = 5$ V; $V_{INL} = 0$ V; $V_{INH} = 0$ V; $V_{RDRVL} = 0$ Ω ; $V_{RDRVL} = 0$ $V_{RDRVL} = 0$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
HIGH-SIE	DE GAN POWER FET				
		From V _{INH} > V _{INH,IT+} to I _{D(hs)} > 50 mA, V _{BUS} = 400 V, L _{HB} current = 2 A, at below high-side slew rate settings, see GaN Power FET Switching Parameters			
t _{d(on)} (Idrain)(hs)	Drain current turn-on delay time	slew rate setting 0 (slowest)	60		
(idiaiii)(iis)		slew rate setting 1	34		
		slew rate setting 2	31		ns
		slew rate setting 3 (fastest)	28		
		From V _{INH} > V _{INH,IT+} to V _{DS(hs)} < 320 V, V _{BUS} = 400 V, L _{HB} current = 2 A, at below high-side slew rate settings, see GaN Power FET Switching Parameters			
t _{d(on)(hs)}	Turn-on delay time	slew rate setting 0 (slowest)	86		
		slew rate setting 1	46		
		slew rate setting 2	39		ns
		slew rate setting 3 (fastest)	32		
	Turn-on rise time	From V _{DS(hs)} < 320 V to V _{DS(hs)} < 80 V, V _{BUS} = 400 V, L _{HB} current = 2 A, at below high-side slew rate settings, see GaN Power FET Switching Parameters			
t _{r(on)(hs)}		slew rate setting 0 (slowest)	13.1		
		slew rate setting 1	4.7		
		slew rate setting 2	3.2		ns
		slew rate setting 3 (fastest)	1.7		
t _{d(off)(hs)}	Turn-off delay time	From V _{INH} < V _{INH,IT} to V _{DS(hs)} > 80 V, V _{BUS} = 400 V, L _{HB} current = 2 A, (independent of slew rate setting), see GaN Power FET Switching Parameters	37		ns
t _{f(off)(hs)}	Turn-off fall time	From V _{DS(hs)} > 80 V to V _{DS(hs)} > 320 V, V _{BUS} = 400 V, L _{HB} current = 2 A, (independent of slew rate setting), see GaN Power FET Switching Parameters	12.5		ns
		From $V_{DS(hs)}$ < 250 V to $V_{DS(hs)}$ < 150 V, T_J = 25 °C, V_{BUS} = 400 V, L_{HB} current = 2 A, at below high-side slew rate settings, see GaN Power FET Switching Parameters			
	Turn-on slew rate	slew rate setting 0 (slowest)	20		
		slew rate setting 1	65		V/ns
		slew rate setting 2	90		V/11S
		slew rate setting 3 (fastest)	165		

www.tij.co.jp

1) Symbol definitions: $V_{DS(ls)}$ = SW to SL voltage; $I_{DS(ls)}$ = SW to SL current; $V_{DS(hs)}$ = DH to SW voltage; $I_{D(hs)}$ = DH to SW current; 2) Unless otherwise noted: voltage, resistance, and capacitance are respect to AGND; -40 °C ≤ T_J ≤ 125 °C; 10 ≤ $V_{AUX} \le 26$; $7.5 \le V_{BST~SW} \le 26$; $V_{EN} = 5$ V; $V_{INL} = 0$ V; $V_{INH} = 0$ V; $V_{RDRVL} = 0$ Ω ; $V_{RDRVH~SW} = 0$ $V_{RDRVH~SW}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
cs						
	Settling time	From $I_{CS} > 0.1*I_{CS(src)(final)}$ to $I_{CS} < 0.9*I_{CS(src)(final)}$, Low-side enabled into a 2 A load, $0 \text{ V} \le \text{V}_{CS} \le 2 \text{ V}$,			35	ns
EN					-	
	EN wake-up time	V_{INL} = 5 V, From V_{EN} > V_{IT+} to $I_{D(ls)}$ > 10 mA		1		μs
BST					•	
	Start-up time from deep BST to SW discharge	From $V_{BST_SW} \ge V_{BST_SW,T+(UVLO)}$ to high- side reacts to INH rising edge with V_{BST_SW} rising from 0 V to 10 V in 1 μ s		5		μs
	Start-up time from shallow BST to SW discharge	From $V_{BST_SW} \ge V_{BST_SW,T+(UVLO)}$ to high- side reacts to INH rising edge with V_{BST_SW} rising from 5 V to 10 V in 0.5 μ s		2		μs

6.7 Typical Characteristics




図 6-1. Low-Side Normalized On-Resistance vs Junction **Temperature**





図 6-3. Low-Side Output Capacitance vs Drain-Source Voltage



☑ 6-2. High-Side Normalized On-Resistance vs Junction **Temperature**







図 6-4. Low-Side Output Capacitance Stored Energy vs Drain-Source Voltage
















7 Parameter Measurement Information

7.1 GaN Power FET Switching Parameters

☑ 7-1 shows the circuit used to measure the GaN power FET switching parameters. The circuit is operated as a double-pulse tester. Consult external references for double-pulse tester details. The circuit is placed in the boost configuration to measure the low-side GaN switching parameters. The circuit is placed in the buck configuration to measure the high-side GaN switching parameters. The GaN FET not being measured in each configuration (high-side in the boost and low-side in the buck) acts as the double-pulse tester diode and circulates the inductor current in the off-state, third-quadrant conduction mode. 表 7-1 shows the details for each configuration.




図 7-1. GaN Power FET Switching Parameters Test Circuit

	表 7-1. GaN Power FET	Switching Parameter	rs Test Circuit Conf	iguration Details
--	----------------------	---------------------	----------------------	-------------------

Configuration	ration GaN FET Under GaN FE Test as Dioc		S _{BOOST}	S _{BUCK}	V _{INL}	V _{INH}	
Boost	Low-side	High-side	Closed	Open	Double-pulse waveform	0 V	
Buck	High-side	Low-side	Open	Closed	0 V	Double-pulse waveform	


The GaN power FET turn-on transition has three timing components: drain-current turn-on delay time, turn-on delay time, and turn-on rise time. Note that the turn-on rise time is the same as the V_{DS} 80% to 20% fall time. All three turn-on timing components are a function of the RDRVx pin setting.

The GaN power FET turn-off transition has two timing components: turn-off delay time, and turn-off fall time. Note that the turn-off fall time is the same as the V_{DS} 20% to 80% rise time. The turn-off timing components are independent of the RDRVx pin setting, but heavily dependent on the L_{HB} current.

The turn-on slew rate is measured over a smaller voltage delta (100 V) compared to the turn-on rise time voltage delta (240 V) to obtain a faster slew rate which is useful for EMI design. The RDRVx pin is used to program the slew rate.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



☑ 7-2. GaN Power FET Switching Parameters



8 Detailed Description

8.1 Overview

The LMG2610 is a highly-integrated 650-V GaN power-FET half bridge intended for use in active-clamp flyback (ACF) converters. The LMG2610 combines the half-bridge power FETs, gate drivers, low-side current-sense emulation function, high-side gate-drive level shifter, and bootstrap diode function in a 9-mm by 7-mm QFN package.

The 650-V rated GaN power FETs support the large transformer turns ratios needed to minimize the secondary-side synchronous-rectifier voltage requirements in flyback converter applications. The GaN half-bridge low output-capacitive charge reduces both the time and energy needed for ACF zero-voltage switching (ZVS) and is the key characteristic needed to create small, efficient power converters.

The GaN half-bridge consists of a 170-m Ω low-side FET and a 248-m Ω high-side FET. The asymmetric GaN half-bridge FET sizes are a good utilization of total GaN FET size for ACF operating conditions.

The LMG2610 internal gate drivers regulate the drive voltage for optimum GaN power-FET on-resistance. Internal drivers also reduce total gate inductance and GaN FET common-source inductance for improved switching performance, including common-mode transient immunity (CMTI). The low-side / high-side GaN FET turn-on slew rates can be individually programmed to one of four discrete settings for design flexibility with respect to power loss, switching-induced ringing, and EMI.

Current-sense emulation places a scaled replica of the low-side drain current on the output of the CS pin. The CS pin is terminated with a resistor to AGND to create the current-sense input signal to the external power supply controller. This CS pin resistor replaces the traditional current-sense resistor, placed in series with the low-side GaN FET source, at significant power and space savings. Furthermore, with no current-sense resistor in series with the GaN source, the low-side GaN FET thermal pad can be connected directly to the PCB power ground. This thermal pad connection both improves system thermal performance and provides additional device routing flexibility since full device current can be conducted through the thermal pads.

The high-side gate-drive level-shifter reduces the capacitive coupling of the sensitive high-side gate drive path for lower noise susceptibility and better CMTI compared to external solutions where the signal path has a much larger PCB footprint. The level shifter also has minimal impact on device quiescent current and no impact on device start-up time compared to external solutions with worse quiescent current and start up performance.

The bootstrap diode function between AUX and BST is implemented with a smart-switched GaN bootstrap FET. The switched GaN bootstrap FET allows more complete charging of the BST-to-SW capacitor since the on-state GaN bootstrap FET does not have the forward voltage drop of a traditional bootstrap diode. The smart-switched GaN bootstrap FET also avoids the traditional bootstrap diode problem of BST-to-SW capacitor overcharging due to off-state third-quadrant current flow in the low-side half-bridge GaN power FET. Finally, the bootstrap function has more efficient switching due to low capacitance and no reverse-recovery charge compared to the traditional bootstrap diode.

The AUX input supply wide voltage range is compatible with the corresponding wide range supply rail created by power supply controllers. The BST input supply range is even wider on the low end to account for capacitive droop in between bootstrap recharge cycles. Low AUX / BST idle quiescent currents and fast BST start-up time support converter burst-mode operation critical for meeting government light-load efficiency mandates. Further AUX quiescent current reduction is obtained by placing the device in standby mode with the EN pin.

The INL, INH, and EN control pins have high input impedance, low input threshold voltage and maximum input voltage equal to the AUX voltage. This allows the pins to support both low voltage and high voltage input signals and be driven with low-power outputs.


The LMG2610 protection features are low-side / high-side under-voltage lockout (UVLO), low-side / high-side input gate-drive interlock, low-side / high-side cycle-by-cycle current limit, and over-temperature shut down. The UVLO features also help achieve well-behaved converter operation. The over-temperature shut down is reported on the open drain FLT output.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 GaN Power FET Switching Capability

Due to the silicon FET's long reign as the dominant power-switch technology, many designers are unaware that the nameplate drain-source voltage cannot be used as an equivalent point to compare devices across technologies. The nameplate drain-source voltage of a silicon FET is set by the avalanche breakdown voltage. The nameplate drain-source voltage of a GaN FET is set by the long term compliance to data sheet specifications.

Exceeding the nameplate drain-source voltage of a silicon FET can lead to immediate and permanent damage. Meanwhile, the breakdown voltage of a GaN FET is much higher than the nameplate drain-source voltage. For example, the breakdown drain-source voltage of the LMG2610 GaN power FET is more than 800 V which allows the LMG2610 to operate at conditions beyond an identically nameplate rated silicon FET.

The LMG2610 GaN power FET switching capability is explained with the assistance of 🗵 8-1. The figure shows the drain-source voltage versus time for the LMG2610 GaN power FET for four distinct switch cycles in a switching application. No claim is made about the switching frequency or duty cycle. The first two cycles show normal operation and the second two cycles show operation during a rare input voltage surge. The LMG2610 GaN power FETs are intended to be turned on in either zero-voltage switching (ZVS) or discontinuous-conduction mode (DCM) switching conditions.




図 8-1. GaN Power FET Switching Capability

Each cycle starts before t_0 with the FET in the on state. At t_0 the GaN FET turns off and parasitic elements cause the drain-source voltage to ring at a high frequency. The high frequency ringing has damped out by t_1 . Between t_1 and t_2 the FET drain-source voltage is set by the characteristic response of the switching application. The characteristic is shown as a flat line (plateau), but other responses are possible. At t_2 the GaN FET is turned on. For normal operation, the transient ring voltage is limited to 650 V and the plateau voltage is limited to 720 V.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.3.2 Turn-On Slew-Rate Control

The turn-on slew rate of both the low-side and high-side GaN power FETs are individually programmed to one of four discrete settings. The low-side slew rate is programmed by the resistance between the RDRVL and AGND pins. The high-side slew rate is programmed by the resistance between the RDRVH and SW pins. The low-side slew-rate setting is determined one time during AUX power up when the AUX voltage goes above the AUX Power-On Reset voltage. The high-side slew-rate setting is determined one time during BST-to-SW power up when the BST-to-SW voltage goes above the BST Power-On Reset voltage. The slew-rate setting determination time is not specified but is around 0.4 us.

表 8-1 shows the recommended typical resistance programming value for the four slew rate settings and the typical turn-on slew rate at each setting. As noted in the table, an open-circuit connection is acceptable for programming slew-rate setting 0 and a short-circuit connection (RDRVL shorted to AGND for the low-side turn-on slew rate) (RDRVH shorted to SW for the high-side turn-on slew rate) is acceptable for programming slew-rate setting 3.

表 8-1. Slew-Rate Setting

Turn-On Slew Rate Setting	Recommended Typical Programming Resistance (kΩ)	Typical LS / HS Turn- On Slew Rate (V/ns)	Comment
0	120	20 / 20	Open-circuit connection for programming resistance is acceptable.
1	47	50 / 65	
2	22	70 / 90	
3	5.6	140 / 165	Short-circuit connection for programming resistance (RDRVL shorted to AGND for low-side slew rate) (RDRVH shorted to SW for high-side slew rate) is acceptable.

8.3.3 Current-Sense Emulation

The current-sense emulation function creates a scaled replica of the low-side GaN power FET positive drain current at the output of the CS pin. The current-sense emulation gain, G_{CSE} , is 1 mA output from the CS pin, I_{CS} for every 1 A passing into the drain of the low-side GaN power FET, I_D .

$$G_{CSF} = I_{CS} / I_{D} = 1 \text{ mA} / 1 \text{ A} = 0.001$$
 (1)

The CS pin is terminated with a resistor to AGND, R_{CS}, to create the current-sense voltage input signal to the external power supply controller.

 R_{CS} is determined by solving for the traditional current-sense design resistance, $R_{CS(trad)}$, and multiplying by the inverse of G_{CSE} . The traditional current-sense design creates the current-sense voltage, $V_{CS(trad)}$, by passing the low-side GaN power FET drain current, I_D , through $R_{CS(trad)}$. The LMG2610 creates the current-sense voltage, V_{CS} , by passing the CS pin output current, I_{CS} , through R_{CS} . The current-sense voltage must be the same for both designs.

$$V_{CS} = I_{CS} * R_{CS} = V_{CS(trad)} = I_{D} * R_{CS(trad)}$$
(2)

$$R_{CS} = I_D / I_{CS} * R_{CS(trad)} = 1 / G_{CSE} * R_{CS(trad)}$$
(3)

$$R_{CS} = 1000 * R_{CS(trad)}$$

$$\tag{4}$$

The CS pin is clamped internally to a typical 2.5 V. The clamp protects vulnerable power-supply controller current-sense input pins from over voltage if, for example, the current sense resistor on the CS pin were to become disconnected.

⊠ 8-2 shows the current-sense emulation operation. In both cycles, the CS pin current emulates the low-side GaN power-FET drain current while the low-side FET is enabled. The first cycle shows normal operation where the controller turns off the low-side GaN power FET when the controller current-sense input threshold is tripped. The second cycle shows a fault situation where the LMG2610 *Over-Current Protection* turns off the low-side GaN power FET before the controller current-sense input threshold is tripped. In this second cycle, the LMG2610 avoids a hung controller INL pulse by generating a fast-ramping artificial current-sense emulation signal to trip the controller current-sense input threshold. The artificial signal persists until the INL pin goes to logic-low which indicates the controller is back in control of switch operation.




図 8-2. Current-Sense Emulation Operation

8.3.4 Bootstrap Diode Function

The internal bootstrap diode function is implemented with a smart-switched GaN bootstrap FET. The GaN bootstrap FET blocks current in both directions between AUX and BST when The GaN bootstrap FET is turned off.

The bootstrap diode function is active when the low-side GaN power FET is turned on and inactive when the low-side GaN power FET is turned off. The GaN bootstrap FET is held off in the bootstrap diode inactive phase. The GaN bootstrap FET is turned on a single time at the beginning of the bootstrap active phase and is controlled as an ideal diode with diode current flowing from AUX to BST to charge the BST-to-SW capacitor. If a small reverse current from BST to AUX is detected after the GaN bootstrap FET is turned on, the GaN bootstrap FET is turned off for the remainder of the bootstrap active phase.

The bootstrap diode function implements a current limit to protect the GaN bootstrap FET when the BST-to-SW capacitor is significantly discharged at the beginning of the bootstrap active phase. If there is no current limit situation during the GaN bootstrap FET turn on, or if the bootstrap function drops out of current limit as the BST-to-SW capacitor charges, the current limit function is disabled for the remainder of the GaN bootstrap FET turn-on time. The current limit function is disabled to save quiescent current.

8.3.5 Input Control Pins (EN, INL, INH)

The EN pin is used to toggle the device between the active and standby modes described in *Device Functional Modes*.

The INL pin is used to turn the low-side GaN power FET on and off.

The INH pin is used to turn the high-side GaN power FET on and off.

The input control pins have a typical 1-V input-voltage-threshold hysteresis for noise immunity. The pins also have a typical 400 k Ω pull-down resistance to protect against floating inputs. The 400 k Ω saturates for typical input voltages above 4 V to limit the maximum input pull-down current to a typical 10 uA.

The INL turn-on action is impacted by the following conditions 1) *Standby Mode*, 2) *AUX UVLO*, 3) INH in control of *Interlock*, 4) Low-Side *Over-Current Protection*, and 5) *Over-Temperature Protection*.

The INH turn-on action is impacted by the following conditions 1) *Standby Mode*, 2) *AUX UVLO*, 3) INL in control of *Interlock*, 4) High-Side *Over-Current Protection*, and 5) *Over-Temperature Protection*.

The Standby Mode, AUX UVLO, and Over-Temperature Protection are the universal INL / INH blocking conditions. These conditions hold both GaN half-bridge power FETs off independent of INL and INH. 🗵 8-3 shows the Universal Blocking Condition Operation. Note that the high-side FET does not turn on at transistion #4. INH only turns on the high-side FET if there is no universal blocking condition when INH goes to logic high. This avoids an incomplete high-side FET turn-on period which can create undesired spike voltages in the converter.






図 8-3. Universal INL / INH Blocking Condition Operation

8.3.6 INL - INH Interlock

The interlock function keeps the low-side and high-side GaN power FETs from being simultaneously turned on when the INL and INH pins are both logic-high. Either the INL or the INH pin gains control of the interlock if it is logic high when the other pin is logic low. Once the INL or INH pin gains control of the interlock, it retains control as long as it remains logic high. Only the INL or INH pin in control of the interlock passes a logic-high signal through the interlock.

The interlock is disabled if any of the universal INL / INH blocking conditions defined in *Input Control Pins* are asserted. When the interlock is disabled, the interlock outputs are held at logic low. If both INL and INH are logic-high when the interlock is enabled, the INL takes priority, gains control of the interlock, and passes the INL logic-high signal through the interlock.

8.3.7 AUX Supply Pin

The AUX pin is the input supply for the low-side internal circuits and is the power source to charge the BST-to-SW capacitor through the internal bootstrap diode function.

8.3.7.1 AUX Power-On Reset

The AUX Power-On Reset disables all low-side functionality if the AUX voltage is below the AUX Power-On Reset voltage. The AUX Power-On Reset voltage is not specified but is around 5 V. The AUX Power-On Reset initates the one-time determination of the low-side slew-rate setting programmed on the RDRVL pin if the AUX voltage goes above the AUX Power-On Reset voltage. The AUX Power-On Reset enables the over-temperature protection function if the AUX voltage is above the AUX Power-On Reset voltage.

8.3.7.2 AUX Under-Voltage Lockout (UVLO)

The AUX UVLO holds off both the low-side and high-side GaN power FETs if the AUX voltage is below the AUX UVLO voltage. The AUX UVLO voltage is set higher than the BST UVLO voltage so the high-side GaN power FET can be operated when the low-side GaN power FET is operating. The voltage separation between the AUX UVLO voltage and BST UVLO voltage accounts for operating conditions where the bootstrap charging of the BST-to-SW capacitor from the AUX supply is incomplete. The AUX UVLO voltage hysteresis prevents on-off chatter near the UVLO voltage trip point.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

8.3.8 BST Supply Pin

The BST pin is the input supply for the high-side internal circuits. The BST pin and corresponding high-side circuits are referenced to the SW pin. The BST pin is powered by the low-side AUX Supply pin through the internal bootstrap diode function. The bootstrap function is inactive when the low-side GaN FET is off and the BST pin must rely on an external BST-to-SW capacitor for the BST power source.

Designing the BST-to-SW capacitance is a trade-off between high-side charge-up time and hold-up time. The BST-to-SW external capacitance is recommended to be a ceramic capacitor that is at least 10 nF over operating conditions.

8.3.8.1 BST Power-On Reset

The BST Power-On Reset voltage is with respect to the SW pin. The BST Power-On Reset disables all high-side functionality if the BST-to-SW voltage is below the BST Power-On Reset voltage. The BST Power-On Reset voltage is not specified but is around 5 V. The BST Power-On Reset initiates the one-time determination of the high-side slew-rate setting programmed on the RDRVH pin if the BST-to-SW voltage goes above the BST Power-On Reset voltage.

8.3.8.2 BST Under-Voltage Lockout (UVLO)

The BST UVLO voltage is with respect to the SW pin. The BST UVLO only controls the high-side GaN power FET. The BST UVLO does not control the low-side GaN power FET. The BST UVLO consists of two separate UVLO functions to create a two-level BST UVLO. The upper BST UVLO is called the BST Turn-On UVLO and only controls if the high-side GaN power FET is turned on. The lower BST UVLO is called the BST Turn-Off UVLO and only controls if the high-side GaN power FET is turned off after the high-side GaN power FET is turned on. The operation of the two-level UVLO is not the same as a single UVLO with wide hysteresis.

☑ 8-4 shows the BST UVLO operation. The BST Turn-On UVLO prevents the high-side GaN power FET from turning on at a INH logic-high rising edge if the BST-to-SW voltage is below the BST Turn-On UVLO voltage - INH pulses #1, #2, and #5. After the high-side GaN power FET is successfully turned-on, the BST Turn-On UVLO is ignored and the BST Turn-Off UVLO output is watched for the remainder of the INH logic-high pulse - INH pulses #3, #4, and #6. The BST Turn-Off UVLO turns off the high-side GaN power FET for the remainder of the INH logic-high pulse if the BST-to-SW voltage falls below the BST Turn-Off UVLO voltage - INH pulse #6.




図 8-4. BST UVLO Operation

The effective voltage hysteresis of the two-level BST UVLO is the difference between the upper and lower BST UVLO voltages. A single-level BST UVLO can be implemented with the same hysteresis but allows subsequent high-side GaN power FET turn on anywhere in the hysteresis range. The two-level UVLO design prevents any turn on in the hysteresis range. A single-level BST UVLO would allow INH pulse #5 to turn on the high-side GaN power FET.

The two-level BST UVLO allows a wide hysteresis while making sure the BST-to-SW capacitor is adequately charged at the beginning of every INH pulse. The wide hysteresis allows a smaller BST-to-SW capacitor to be used which is useful for faster high-side start-up time. The adequate capacitor charge at the beginning of the INH pulse helps make sure the high-side GaN power FET is not turned-off early in the INH pulse which can create undesired spike voltages in the converter.

8.3.9 Over-Current Protection

The LMG2610 implements cycle-by-cycle over-current protection for both half-bridge GaN power FETs. 🗵 8-5 shows the cycle-by-cycle over-current operation. Every INx logic-high cycle turns on the GaN power FET. If the GaN power FET drain current exceeds the over-current threshold current, the over-current protection turns off the GaN power FET for the remainder of the INx logic-high duration.




図 8-5. Cycle-by-Cycle Over-Current Protection Operation

An over-current protection event is not reported on the FLT pin. Cycle-by-cycle over-current protection minimizes system disruption because the event is not reported and because the protection allows the GaN power FET to turn on every INx cycle.

The low-side / high-side over-current protection threshold currents are set to different levels corresponding to the different GaN power FET sizes. As described in *Current-Sense Emulation*, an artificial CS pin current is produced after the low-side GaN power FET is turned off by the low-side over-current protection, to prevent the controller from entering a hung state.

8.3.10 Over-Temperature Protection

The over-temperature protection holds off both the low-side and high-side GaN power FETs if the LMG2610 temperature is above the over-temperature shut-down temperature. The over-temperature shut-down hysteresis avoids erratic thermal cycling. An over-temperature fault is reported on the FLT pin when the over-temperature protection is asserted. This is the only fault event reported on the FLT pin. The over-temperature protection is enabled when the AUX voltage is above the AUX Power-On Reset voltage. The low AUX Power-On Reset voltage helps the over-temperature protection remain operational when the AUX rail droops during the cooldown phase.

8.3.11 Fault Reporting

The LMG2610 only reports an over-temperature fault. An over-temperature fault is reported on the FLT pin when the *Over-Temperature Protection* function is asserted. The FLT pin is an active low open-drain output so the pin pulls low when there is an over-temperature fault.

8.4 Device Functional Modes

The LMG2610 has two modes of operation controlled by the EN pin. The device is in Active mode when the EN is logic high and in Standby mode when the EN pin is logic low. In active mode, the half-bridge GaN power FETs are controlled by the INL and INH pins. In Standby mode, the INL and INH pins are ignored, the half-bridge GaN power FETs are held off, and the AUX quiescent current is reduced to the AUX standby quiescent current.

Copyright © 2023 Texas Instruments Incorporated



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LMG2610 is a GaN power-FET half bridge intended for use in off-line active-clamp flyback (ACF) converters. The LMG2610 provides plug-and-play simplicity since it integrates the half-bridge FETs, FET gate drivers, high-side gate-drive level shifter, bootstrap diode function, and current-sense emulation in a single package. The typical application example shows the LMG2610 pairing seamlessly with the Texas Instruments UCC28782 ACF controller to create a high-power-density, high-efficiency, 65-W, USB-PD charger.

Product Folder Links: LMG2610

9.2 Typical Application




図 9-1. 65-W USB-PD Charger Application



9.2.1 Design Requirements

表 9-1. Electrical Performance Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CI	HARACTERISTICS					
V _{IN}	Input line voltage (RMS)		90	115 / 230	264	V
f _{LINE}	Input line frequency		47	50 / 60	63	Hz
	Input power at no-load,	$V_{IN} = 230 V_{RMS}, I_{O} = 0 A$		55	70	mW
P _{STBY}	$V_O = 5 V$	V _{IN} = 115 V _{RMS} , I _O = 0 A		45	70	mW
-	Input power at 0.25-W load,	V _{IN} = 230 V _{RMS} , P _O = 250 mW		399	470	mW
P _{0.25W}	V _O = 20 V	V _{IN} = 115 V _{RMS} , P _O = 250 mW		359	470	mW
OUTPUT	CHARACTERISTICS				ı	
	Output voltage, 20-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3.25 A		19.95		V
	Output voltage, 15-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3 A		15.06		
Vo	Output voltage, 9-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3 A		9.05		
	Output voltage, 5-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3 A		5.05		
I _{O(FL)}	Full-load rated output current, 20-V setting	V _{IN} = 90 to 264 V _{RMS} , V _O = 20 V		3.25		Α
I _{O(FL2)}	Full-load rated output current, 15-V, 9-V, 5-V settings	V _{IN} = 90 to 264 V _{RMS} , V _O = 15 V, 9 V, 5 V		3.00		Α
	Output ripple voltage, peak to peak 20-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3.25 A	15		600	mVpp
	Output ripple voltage, peak to peak 15-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3 A		150	450	
V _{O_pp}	Output ripple voltage, peak to peak 9-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3 A		150	300	
	Output ripple voltage, peak to peak 5-V setting	V_{IN} = 90 to 264 V_{RMS} , I_{O} = 0 A to 3 A		150	200	
P _{O(OPP)}	Over-power protection threshold	V _{IN} = 90 to 264 V _{RMS}		70		W
t _{OPP}	Over-power protection duration	$V_{IN} = 90 \text{ to } 264 \text{ V}_{RMS}, P_O > P_{O(OPP)}$		160		ms
ΔV _O	Output voltage deviation during step-load transient	$V_{\rm O}$ = 20 V, $I_{\rm O}$ step between 0 A to $I_{\rm O(FL)}$ at 100 Hz		-604 / +340	±1000	mVpp
SYSTEM	CHARACTERISTICS					
η _{FL 20}		$V_{IN} = 230 V_{RMS}, I_{O} = 3.25 A$	94%	94.2%		
=_=.	Full-load efficiency,	V _{IN} = 115 V _{RMS} , I _O = 3.25 A	94%	94.2%		
	V _O = 20 V	V _{IN} = 90 V _{RMS} , I _O = 3.25 A	93%	93.3%		
η _{avg_20}	4-point average efficiency ⁽¹⁾ ,	V _{IN} = 230 V _{RMS}	89%	93.4%		
.419_20	V _O = 20 V	V _{IN} = 115 V _{RMS}	89%	92.4%		
η _{10%_20}	Efficiency at 10% load,	$V_{IN} = 230 V_{RMS}, I_{O} = 10\% \text{ of } I_{O(FL)}$	79%	83.8%		
_	V _O = 20 V	V _{IN} = 115 V _{RMS} , I _O = 10% of I _{O(FL)}	79%	89.0%		
T _{AMB}	Ambient operating temperature range	V _{IN} = 90 to 264 V _{RMS} , V _O = 20 V, I _O = 0 to 3.25 A		25°C		

⁽¹⁾ Average efficiency of four load points, I_O = 100%, 75%, 50%, and 25% of $I_{O(FL)}$.

Submit Document Feedback

9.2.2 Detailed Design Procedure

The 65-W USB-PD Charger Application is adapted from the typical application found in the *UCC28782 High-Density Active-Clamp Flyback Controller* data sheet. The UCC28782 data sheet detailed design procedure is not repeated here. Refer to the UCC28782 data sheet for the details in designing the active-clamp flyback primary-side power stage and in using the UCC28782 controller. This detailed design procedure focuses on the specifics of using the LMG2610 in the application.

9.2.2.1 Turn-On Slew-Rate Design

The LMG2610 turn-on slew rates are programmed as discussed in *Turn-On Slew-Rate Control*. In normal active-clamp flyback (ACF) operation the high-side power switch operates at zero-voltage switching (ZVS), so the high-side turn-on time does not affect the switch node slew rate. Therefore, the high-side GaN power FET is programmed to turn on as fast as possible to minimize high-side GaN power-FET third-quadrant losses. The fastest high-side turn-on time is programmed by setting

$$R_{DRVH} < 5.6 \text{ k}\Omega$$
 (5)

In normal ACF operation, the low-side power switch operates at both ZVS and non-ZVS valley switching depending on the load condition. The valley switching occurs at zero transformer current. Therefore, the low-side is programmed to turn on as slow as possible to minimize EMI and circuit ringing with no additional switching loss penalty. The slowest low-side turn-on time is programmed by setting

$$R_{DRVL} > 120 \text{ k}\Omega$$
 (6)

9.2.2.2 Current-Sense Design

The UCC28782 High-Density Active-Clamp Flyback Controller data sheet shows the calculation for a traditional current sense resistor, $R_{CS(UCC28782)}$, in series with the low-side power switch current. R_{CS} is calculated with $\not \equiv 4$

$$R_{CS} = 1000 * R_{CS(UCC28782)}$$
 (7)

The $R_{OPP(UCC2872)}$ determination in the *UCC28782 High-Density Active-Clamp Flyback Controller* data sheet assumes the current sense resistor is very small. R_{OPP} is adjusted to account for the significant R_{CS} value.

$$R_{OPP} = R_{OPP(UCC2872)} - R_{CS}$$
(8)

9.3 Power Supply Recommendations

The LMG2610 operates from a single input supply connected to the AUX pin. The BST pin is powered internally by the AUX pin. The LMG2610 is intended to be operated from the same supply managed and used by the power supply controller. The wide recommended AUX voltage range of 10 V to 26 V overlaps common-controller supply-pin turn-on and UVLO voltage limits.

The BST-to-SW external capacitance is recommended to be a ceramic capacitor that is at least 10 nF over operating conditions.

The AUX external capacitance is recommended to be a ceramic capacitor that is at least three-times larger than the BST-to-SW capacitance over operating conditions.

Copyright © 2023 Texas Instruments Incorporated



9.4 Layout

9.4.1 Layout Guidelines

9.4.1.1 Solder-Joint Stress Relief

Large QFN packages can experience high solder-joint stress. Several best practices are recommended to provide solder-joint stress relief. First, the instructions for the NC1, NC2, and NC3 anchor pins found in 表 5-1 must be followed. Second, all the board solder pads must be non-solder-mask defined (NSMD) as shown in the land pattern example in the *Mechanical Data*. Finally, any board trace connected to an NSMD pad must be less than 2/3 the width of the pad on the pad side where it is connected. The trace must maintain this 2/3 width limit for as long as it is not covered by solder mask. After the trace is under solder mask, there are no limits on the trace dimensions. All these recommendations are followed in the *Layout Example*.

9.4.1.2 Signal-Ground Connection

Design the power supply with separate signal and power grounds that only connect in one location. Connect the LMG2610 AGND pin to signal ground. Connect the LMG2610 SL pin and PADL thermal pad to power ground. The LMG2610 serves as the single connection point between the signal and power grounds since the AGND pin, SL pin, and PADL thermal pad are connected internally. Do not connect the signal and power grounds anywhere else on the board except as recommended in the next sentence. To facillitate board debug with the LMG2610 not installed, connect the AGND pad to the PADL thermal pad as shown in the *Layout Example*.

9.4.1.3 CS Pin Signal

As seen with \pm 4, the current-sense signal impedance is three orders of magnitude higher than a traditional current-sense signal. This higher impedance has implications for current-sense signal noise susceptibility. Minimize routing the current-sense signal near any noisy traces. Place the current-sense resistor and any filtering capacitors at the far end of the trace next to the controller current-sense input pin.

Product Folder Links: I MG2610



9.4.2 Layout Example




図 9-2. PCB Top Layer (First Layer)






図 9-3. PCB Inner Layer (Second Layer)

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

The LMG2610 Active-Clamp Flyback Power Stage Design Calculator is an Excel-based calculation tool for LMG2610 design.

Using the UCC28782EVM-030 65-W USB-C PD High-Density Active-Clamp Flyback Converter is a User Guide for the EVM

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary


TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

RRG0040A-C01

VQFN - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{5.} Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



^{4.} This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




EXAMPLE STENCIL DESIGN

RRG0040A-C01

VQFN - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier		Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
LMG2610RRGR	Active	Production	VQFN (RRG) 40	2000 LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 150	LMG2610 NNNNC
LMG2610RRGR.A	Active	Production	VQFN (RRG) 40	2000 LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 150	LMG2610 NNNNC
LMG2610RRGR.B	Active	Production	VQFN (RRG) 40	2000 LARGE T&R	-	Call TI	Call TI	-40 to 150	
LMG2610RRGT	Active	Production	VQFN (RRG) 40	250 SMALL T&R	ROHS Exempt	NIPDAU	Level-3-260C-168 HR	-40 to 150	LMG2610 NNNNC
LMG2610RRGT.A	Active	Production	VQFN (RRG) 40	250 SMALL T&R	ROHS Exempt	NIPDAU	Level-3-260C-168 HR	-40 to 150	LMG2610 NNNNC
LMG2610RRGT.B	Active	Production	VQFN (RRG) 40	250 SMALL T&R	-	Call TI	Call TI	-40 to 150	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025


and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMG2610RRGR	VQFN	RRG	40	2000	330.0	16.4	9.3	7.3	1.2	12.0	16.0	Q1
LMG2610RRGT	VQFN	RRG	40	250	180.0	16.4	9.3	7.3	1.2	12.0	16.0	Q1

www.ti.com 13-May-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	LMG2610RRGR	VQFN	RRG	40	2000	367.0	367.0	38.0
I	LMG2610RRGT	VQFN	RRG	40	250	213.0	191.0	55.0

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月