

Table of Contents

1 特長	1	9 Application and Implementation	12
2 アプリケーション	1	9.1 Reverse Battery Protection for Automotive Body Control Module Applications.....	12
3 概要	1	9.2 Reverse Polarity Protection.....	14
4 Revision History	2	9.3 Application Information.....	16
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	20
6 Specifications	4	11 Layout	20
6.1 Absolute Maximum Ratings	4	11.1 Layout Guidelines.....	20
6.2 ESD Ratings	4	11.2 Layout Example.....	20
6.3 Recommended Operating Conditions	4	12 Device and Documentation Support	21
6.4 Thermal Information	4	12.1 ドキュメントの更新通知を受け取る方法.....	21
6.5 Electrical Characteristics	5	12.2 サポート・リソース.....	21
6.6 Switching Characteristics	6	12.3 Trademarks.....	21
7 Typical Characteristics	7	12.4 静電気放電に関する注意事項.....	21
8 Detailed Description	9	12.5 用語集.....	21
8.1 Overview.....	9	13 Mechanical, Packaging, and Orderable Information	22
8.2 Functional Block Diagram.....	9		
8.3 Feature Description.....	9		
8.4 Device Functional Modes.....	11		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
December 2020	*	Initial release.

5 Pin Configuration and Functions




图 5-1. DDF Package 8-Pin SOT-23 LM74500-Q1 Top View

表 5-1. LM74500-Q1 Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	EN	I	Enable pin. Can be connected to SOURCE for always ON operation
2	GND	G	Ground pin
3	N.C	-	No connection
4	VCAP	O	Charge pump output. Connect to external charge pump capacitor
5	SOURCE	I	Input supply pin to the controller. Connect to the source of the external N-channel MOSFET
6	GATE	O	Gate drive output. Connect to gate of the external N-channel MOSFET
7	N.C	-	No connection
8	N.C	-	No connection

(1) I = Input, O = Output, G = GND

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input Pins	SOURCE to GND	−65	65	V
	EN to GND, $V_{(SOURCE)} > 0$ V	−0.3	65	V
	EN to GND, $V_{(SOURCE)} \leq 0$ V	$V_{(SOURCE)}$	$(65 + V_{(SOURCE)})$	V
Output Pins	GATE to SOURCE	−0.3	15	V
	VCAP to SOURCE	−0.3	15	V
Operating junction temperature ⁽²⁾		−40	150	°C
Storage temperature, T_{stg}		−40	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged device model (CDM), per AEC Q100-011	Corner pins (EN, VCAP, SOURCE, NC)	
			Other pins	
			±750	
			±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
Input Pins	SOURCE to GND	−60		60	V
	EN to GND	−60		60	
External capacitance	SOURCE	22			nF
	VCAP to SOURCE	0.1			μF
External MOSFET max V_{GS} rating	GATE to SOURCE	15			V
T_J	Operating junction temperature range ⁽²⁾	−40		150	°C

- (1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see *electrical characteristics*.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM74500-Q1	UNIT
		DDF (SOT)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	133.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.6	°C/W

6.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		LM74500-Q1	UNIT
		DDF (SOT)	
		8 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	54.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(SOURCE)} = 12\text{ V}$, $C_{(VCAP)} = 0.1\text{ }\mu\text{F}$, $V_{(EN)} = 3.3\text{ V}$, over operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{SOURCE} SUPPLY VOLTAGE						
$V_{(SOURCE)}$	Operating input voltage		4		60	V
$V_{(SOURCE\ POR)}$	VSOURCE POR Rising threshold				3.9	V
	VSOURCE POR Falling threshold		2.2	2.8	3.1	V
$V_{(SOURCE\ POR(Hys))}$	VSOURCE POR Hysteresis		0.44		0.67	V
$I_{(SHDN)}$	Shutdown Supply Current	$V_{(EN)} = 0\text{ V}$		0.9	1.5	μA
$I_{(Q)}$	Operating Quiescent Current			80	130	μA
ENABLE INPUT						
$V_{(EN_IL)}$	Enable input low threshold		0.5	0.9	1.22	V
$V_{(EN_IH)}$	Enable input high threshold		1.06	2	2.6	
$V_{(EN_Hys)}$	Enable Hysteresis		0.52		1.35	V
$I_{(EN)}$	Enable sink current	$V_{(EN)} = 12\text{ V}$		3	5	μA
GATE DRIVE						
$I_{(GATE)}$	Peak source current	$V_{(GATE)} - V_{(SOURCE)} = 5\text{ V}$	3	11		mA
	Peak sink current	EN= High to Low $V_{(GATE)} - V_{(SOURCE)} = 5\text{ V}$		2370		mA
$R_{DS(ON)}$	discharge switch $R_{DS(ON)}$	EN = High to Low $V_{(GATE)} - V_{(SOURCE)} = 100\text{ mV}$	0.4		2	Ω
CHARGE PUMP						
$I_{(VCAP)}$	Charge Pump source current (Charge pump on)	$V_{(VCAP)} - V_{(SOURCE)} = 7\text{ V}$	162	300	600	μA
	Charge Pump sink current (Charge pump off)	$V_{(VCAP)} - V_{(SOURCE)} = 14\text{ V}$		5	10	μA
$V_{(VCAP)} - V_{(SOURCE)}$	Charge pump voltage at $V_{(SOURCE)} = 3.2\text{ V}$	$I_{(VCAP)} \leq 30\text{ }\mu\text{A}$	8			V
$V_{(VCAP)} - V_{(SOURCE)}$	Charge pump turn on voltage		10.3	11.6	13	V
$V_{(VCAP)} - V_{(SOURCE)}$	Charge pump turn off voltage		11	12.4	13.9	V
$V_{(VCAP)} - V_{(SOURCE)}$	Charge Pump Enable comparator Hysteresis		0.4	0.8	1.2	V
$V_{(VCAP\ UVLO)}$	$V_{(VCAP)} - V_{(SOURCE)}$ UV release at rising edge		5.7	6.5	7.5	V
$V_{(VCAP\ UVLO)}$	$V_{(VCAP)} - V_{(SOURCE)}$ UV threshold at falling edge		5.05	5.4	6.2	V

6.6 Switching Characteristics


$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(\text{SOURCE})} = 12\text{ V}$, $C_{\text{IN}} = C_{(\text{VCAP})} = C_{\text{OUT}} = 0.1\text{ }\mu\text{F}$, $V_{(\text{EN})} = 3.3\text{ V}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
EN _{TDLY}	Enable (low to high) to Gate Turn On delay	$V_{(\text{VCAP})} > V_{(\text{VCAP UVLOR})}$		75	110	μs


7 Typical Characteristics




7-1. Shutdown Supply Current vs Supply Voltage




7-2. Operating Quiescent Current vs Supply Voltage




7-3. Charge Pump Current vs Supply Voltage at $V_{CAP} = 6\text{ V}$



7-4. Charge Pump V-I Characteristics at $V_{SOURCE} \geq 12\text{ V}$




7-5. Charge Pump V-I Characteristics at $V_{SOURCE} = 3.2\text{ V}$




7-6. Enable Rising and Falling threshold vs Temperature


7 Typical Characteristics (continued)




7-7. Enable to Gate Delay vs Temperature



7-8. Charge Pump ON/OFF Threshold vs Temperature



7-9. Charge Pump UVLO Threshold vs Temperature




7-10. V_{SOURCE} POR Threshold vs Temperature

8 Detailed Description

8.1 Overview

The LM74500-Q1 controller has all the features necessary to implement an efficient and fast reverse polarity protection circuit. This easy to use reverse polarity protection controller is paired with an external N-channel MOSFET to replace other reverse polarity schemes such as a P-channel MOSFET. An internal charge pump is used to drive the external N-Channel MOSFET to a maximum gate drive voltage of approximately 15 V. An enable pin, EN is available to place the LM74500-Q1 in shutdown mode disabling the N-Channel MOSFET and minimizing the quiescent current.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Voltage

The **SOURCE** pin is used to power the LM74500-Q1's internal circuitry, typically drawing 80 μ A when enabled and 1 μ A when disabled. If the **SOURCE** pin voltage is greater than the POR Rising threshold, then LM74500-Q1 operates in either shutdown mode or conduction mode in accordance with the **EN** pin voltage. The voltage from **SOURCE** to **GND** is designed to vary from 65 V to –65 V, allowing the LM74500-Q1 to withstand negative voltage transients.

8.3.2 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between **V_{CAP}** and **SOURCE** pin to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor the **EN** pin voltage must be above the

specified input high threshold, $V_{(EN_IH)}$. When enabled the charge pump sources a charging current of 300 μA typically. If EN pins is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the VCAP to SOURCE voltage must be above the undervoltage lockout threshold, typically 6.5 V, before the internal gate driver is enabled. Use 式 1 to calculate the initial gate driver enable delay.

$$T_{(DRV_EN)} = 75\mu\text{s} + C_{(VCAP)} \times \frac{V_{(VCAP_UVLOR)}}{300\mu\text{A}} \quad (1)$$

where

- $C_{(VCAP)}$ is the charge pump capacitance connected across SOURCE and VCAP pins
- $V_{(VCAP_UVLOR)} = 6.5 \text{ V}$ (typical)

To remove any chatter on the gate drive approximately 800 mV of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the VCAP to SOURCE voltage reaches 12.4 V, typically, at which point the charge pump is disabled decreasing the current draw on the SOURCE pin. The charge pump remains disabled until the VCAP to SOURCE voltage is below 11.6 V typically at which point the charge pump is enabled. The voltage between VCAP and SOURCE continue to charge and discharge between 11.6 V and 12.4 V as shown in 图 8-1. By enabling and disabling the charge pump, the operating quiescent current of the LM74500-Q1 is reduced. When the charge pump is disabled it sinks 5- μA typical.




图 8-1. Charge Pump Operation

8.3.3 Gate Driver

The gate driver is used to control the external N-Channel MOSFET by setting the appropriate GATE to SOURCE voltage.

Before the gate driver is enabled following three conditions must be achieved:

- The EN pin voltage must be greater than the specified input high voltage.
- The VCAP to SOURCE voltage must be greater than the undervoltage lockout voltage.
- The SOURCE voltage must be greater than V_{SOURCE} POR Rising threshold.

If the above conditions are not achieved, then the GATE pin is internally connected to the SOURCE pin, assuring that the external MOSFET is disabled. Once these conditions are achieved the gate driver operates in the conduction mode enhancing the external MOSFET completely.

8.3.4 Enable

The LM74500-Q1 has an enable pin, EN. The enable pin allows for the gate driver to be either enabled or disabled by an external signal. If the EN pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in [Gate Driver](#) and [Charge Pump](#) sections. If the enable pin voltage is less than the input low threshold, the charge pump and gate driver are disabled placing the LM74500-Q1 in shutdown mode. The EN pin can withstand a voltage as large as 65 V and as low as –65 V. This allows for the EN pin to be connected directly to the SOURCE pin if enable functionality is not needed. In conditions where EN is left floating, the internal sink current of 3 μ A pulls EN pin low and disables the device.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The LM74500-Q1 enters shutdown mode when the EN pin voltage is below the specified input low threshold $V_{(EN_IL)}$. Both the gate driver and the charge pump are disabled in shutdown mode. During shutdown mode the LM74500-Q1 enters low I_Q operation with the SOURCE pin only sinking 1 μ A. When the LM74500-Q1 is in shutdown mode, forward current flow through the external MOSFET is not interrupted but is conducted through the MOSFET's body diode.

8.4.2 Conduction Mode

For the LM74500-Q1 to operate in conduction mode the gate driver must be enabled as described in the [Gate Driver](#) section. If these conditions are achieved the GATE pin is internally connected to the VCAP pin resulting in the GATE to SOURCE voltage being approximately the same as the VCAP to SOURCE voltage. By connecting VCAP to GATE the external MOSFET's $R_{DS(ON)}$ is minimized reducing the power loss of the external MOSFET when forward currents are large.

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Reverse Battery Protection for Automotive Body Control Module Applications

Reverse-battery protection activates when battery terminals are incorrectly connected during jump start, vehicle maintenance or service because a connection error can damage the components in ECUs if they are not rated to handle reverse polarity. An N-channel MOSFET (N-FET) based reverse polarity protection solutions are becoming obvious choice over discrete reverse-battery protection solutions like Schottky diodes and P-channel field-effect transistors (P-FETs) due to their better power and thermal efficiency and the comparatively smaller space they consume on a printed circuit board. Based on the application needs, reverse polarity protection solutions can be divided into two main categories

- Applications which need both input reverse polarity protection and reverse current blocking
- Applications which need only input reverse polarity protection and does not need reverse current blocking

☒ 9-1 provides an overview of these two reverse polarity protection solution categories. Typically for applications where output loads are DC/DC converters, voltage regulator followed by MCU/processors (Logic paths), input reverse polarity protection and reverse current blocking feature is required. For reverse polarity protection solution of the logic path ideal diode controllers such as [LM74700-Q1](#) is a suitable device.

For the applications such as Body Control Module (BCM) load driving paths, input reverse polarity protection is required but reverse current blocking is not a must have feature. For reverse polarity protection solution of the BCM load driving paths, reverse polarity protection controllers such as LM74500-Q1 is a suitable device.




图 9-1. Typical Block Diagram for Automotive BCM Reverse Battery Protection Solution

For certain applications such as body control module load driving paths where output loads are inductive in nature such as wiper motor, door control module, it is required that reverse polarity protection device should provide protection against incorrect input polarity. However, it should not block reverse current from loads back to the battery. This is mainly required to avoid voltage overshoot which is caused when inductive loads are turned off. If reverse polarity protection device blocks the reverse current then there could be voltage overshoot caused due to inductive kick back or motor regenerative action and can damage parallel loads connected on the output of reverse polarity protection device. For certain specific loads such as wiper motor, a voltage overshoot is seen due to transformer effect when wiper motor speed is changed from fast speed to slow speed. LM74500-Q1 is designed to provide protection against input reverse polarity for such applications where reverse current

blocking is not required. [Figure 9-2](#) shows typical application circuit of reverse polarity protection of body control module load driving paths.




Figure 9-2. Typical Block Diagram of Reverse Battery Protection for Body Control Module Load Driving Path

9.2 Reverse Polarity Protection

P-FET based reverse polarity protection is a very commonly used scheme in industrial and automotive applications to achieve low insertion loss protection solution. A low loss reverse polarity protection solution can be realised using LM74500-Q1 with an external N-FET to replace P-FET based solution. LM74500-Q1 based reverse polarity protection solution offers better cold crank performance (low V_{IN} operation) and smaller solution size compared to P-FET based solution. [Figure 9-3](#) compares the performance benefits of LM74500-Q1 +N-FET over traditional P-FET based reverse polarity protection solution. As shown in [Figure 9-3](#), for a given power level LM74500-Q1+N-FET solution can be three times smaller than a similar power rated P-FET solution. Also as P-FET is self biased by simply pulling it's gate pin low and thus P-FET shows poorer cold crank performance (low V_{IN} operation) compared to LM74500-Q1. During severe cold crank where battery voltage falls below 4 V, P-FET series resistance increase drastically as shown in [Figure 9-3](#). This leads to higher voltage drop across the P-FET. Also with higher gate to source threshold (V_T) this can sometimes lead to system reset due to turning off of the

P-FET. On the other side LM74500-Q1 has excellent severe cold crank performance. LM74500-Q1 keeps external FET completely enhanced even when input voltage falls to 3.2 V during severe cold crank operation.

Parameter	P-FET	LM74500-Q1 + N-FET
Typical Application Diagram		
Solution Size (Load current >6A)	12mm x 11.7mm (140mm ²) 	7mm x 5.3mm (37.1mm ²)
Low VIN / Cold-Crank Performance		Better cold crank performance compared to PFET based solution. External N-FET remains fully enhanced even if input voltage falls to 3.2V.

9-3. Performance Comparison of P-FET and LM74500-Q1 Based Reverse Polarity Protection Solution

9.3 Application Information

The LM74500-Q1 is used with N-Channel MOSFET controller in a typical reverse polarity protection application. The schematic for the 12-V battery protection application is shown in [Figure 9-4](#) where the LM74500-Q1 is used to drive the MOSFET Q1 in series with a battery. The TVS is not required for the LM74500-Q1 to operate, but they are used to clamp the positive and negative voltage surges. The output capacitor C_{OUT} is recommended to protect the immediate output voltage collapse as a result of line disturbance.

9.3.1 Typical Application




Figure 9-4. Typical Application Circuit

9.3.1.1 Design Requirements

A design example, with system design parameters listed in [Table 9-1](#) is presented.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	12-V Battery, 12-V Nominal with 3.2-V Cold Crank and 35-V Load Dump
Output voltage	3.2 V during Cold Crank to 35-V Load Dump
Output current range	3-A Nominal, 5-A Maximum
Output capacitance	220- μ F Typical Output Capacitance
Automotive EMC Compliance	ISO 7637-2 and ISO 16750-2

9.3.1.2 Detailed Design Procedure

9.3.1.2.1 Design Considerations

- Input operating voltage range, including cold crank and load dump conditions
- Nominal load current and maximum load current

9.3.1.2.2 MOSFET Selection

The important MOSFET electrical parameters are the maximum continuous drain current I_D , the maximum drain-to-source voltage $V_{DS(MAX)}$, the maximum source current through body diode and the drain-to-source On resistance $R_{DS(ON)}$.

The maximum continuous drain current, I_D , rating must exceed the maximum continuous load current. The maximum drain-to-source voltage, $V_{DS(MAX)}$, must be high enough to withstand the highest differential voltage seen in the application. This would include any anticipated fault conditions. It is recommended to use MOSFETs with voltage rating up to 60-V maximum with the LM74500-Q1 because SOURCE pin maximum voltage rating is 65-V. The maximum V_{GS} LM74500-Q1 can drive is 13 V, so a MOSFET with 15-V minimum V_{GS} rating should be selected. If a MOSFET with V_{GS} rating < 15 V is selected, a zener diode can be used to clamp V_{GS} to safe level.

During startup, inrush current flows through the body diode to charge the bulk hold-up capacitors at the output. The maximum source current through the body diode must be higher than the inrush current that can be seen in the application.

To reduce the MOSFET conduction losses, lowest possible $R_{DS(ON)}$ is preferred.

Based on the design requirements, preferred MOSFET ratings are:

- 60-V $V_{DS(MAX)}$ and ± 20 -V $V_{GS(MAX)}$

DMT6007LFG MOSFET from Diodes Inc. is selected to meet this 12-V reverse battery protection design requirements and it is rated at:

- 60-V $V_{DS(MAX)}$ and ± 20 -V $V_{GS(MAX)}$
- $R_{DS(ON)}$ 6.5-m Ω typical and 8.5-m Ω maximum rated at 4.5-V V_{GS} to ensure lower power dissipation across the FET

Thermal resistance of the MOSFET should be considered against the expected maximum power dissipation in the MOSFET to ensure that the junction temperature (T_J) is well controlled.

9.3.1.2.3 Charge Pump VCAP, Input and Output Capacitance

Minimum required capacitance for charge pump VCAP and input/output capacitance are:

- VCAP: Minimum 0.1 μ F is required; recommended value of VCAP (μ F) $\geq 10 \times C_{ISS(MOSFET)}$ (μ F)
- C_{IN} : Typical input capacitor of 0.1 μ F
- C_{OUT} : Typical output capacitor 220 μ F

9.3.1.3 Selection of TVS Diodes for 12-V Battery Protection Applications

TVS diodes are used in automotive systems for protection against transients. In the 12-V battery protection application circuit shown in [Figure 9-5](#), a bi-directional TVS diode is used to protect from positive and negative transient voltages that occur during normal operation of the car and these transient voltage levels and pulses are specified in ISO 7637-2 and ISO 16750-2 standards.

The two important specifications of the TVS are breakdown voltage and clamping voltage. Breakdown voltage is the voltage at which the TVS diode goes into avalanche similar to a zener diode and is specified at a low current value typical 1 mA and the breakdown voltage should be higher than worst case steady state voltages seen in the system. The breakdown voltage of the TVS+ should be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum input voltage rating of LM74500-Q1 (65 V). The breakdown voltage of TVS- should be higher than maximum reverse battery voltage -16 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. TVS diodes are meant to clamp transient pulses and should not interfere with steady state operation. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to -150 V with a generator impedance of 10 Ω . This translates to 15 A flowing through the TVS - and the voltage across the TVS would be close to its clamping voltage.




FIG 9-5. Typical 12-V Battery Protection with Single Bi-Directional TVS

The next criterion is that the absolute minimum rating of source voltage of the LM74500-Q1 (–65 V) and the maximum V_{DS} rating MOSFET are not exceeded. In the design example, 60-V rated MOSFET is chosen.

SMBJ series of TVS' are rated up to 600-W peak pulse power levels. This is sufficient for ISO 7637-2 pulses and suppressed load dump (ISO-16750-2 pulse B).

9.3.1.4 Selection of TVS Diodes and MOSFET for 24-V Battery Protection Applications

Typical 24-V battery protection application circuit shown in FIG 9-6 uses two uni-directional TVS diodes to protect from positive and negative transient voltages.





FIG 9-6. Typical 24-V Battery Protection with Two Uni-Directional TVS

The breakdown voltage of the TVS+ should be higher than 48-V jump start voltage, less than the absolute maximum ratings of source and enable pin of LM74500-Q1 (65 V) and should withstand 65-V suppressed load dump. The breakdown voltage of TVS- should be lower than maximum reverse battery voltage –32 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.


During ISO 7637-2 pulse 1, the input voltage goes up to –600 V with a generator impedance of 50 Ω . Single bi-directional TVS cannot be used for 24-V battery protection because breakdown voltage for TVS+ $\geq 48V$, maximum negative clamping voltage is $\leq -65 V$. Two uni-directional TVS connected back-back needs to be used at the input. For positive side TVS+, SMBJ58A with the breakdown voltage of 64.4 V (minimum), 67.8 (typical) is recommended. For the negative side TVS-, SMBJ26A with breakdown voltage close to 32 V (to withstand maximum reverse battery voltage –32 V) and maximum clamping voltage of 42 V is recommended.

For 24-V battery protection, a 75-V rated MOSFET is recommended to be used along with SMBJ26A and SMBJ58A connected back-back at the input.

9.3.1.5 Application Curves




9-7. ISO 7637-2 Pulse 1




Time (2 ms/DIV)

9-8. Response to ISO 7637-2 Pulse 1




Time (20 ms/DIV)

9-9. Startup with 3-A Load



Time (20ms/DIV)

9-10. Startup with 5-A Load



Time (200 ms/DIV)

9-11. Startup with Input Reverse Voltage (-12 V)

10 Power Supply Recommendations


The LM74500-Q1 reverse polarity protection controller is designed for the supply voltage range of $3.2\text{ V} \leq V_{\text{SOURCE}} \leq 65\text{ V}$. If the input supply is located more than a few inches from the device, an input ceramic bypass capacitor higher than 22 nF is recommended. To prevent LM74500-Q1 and surrounding components from damage under the conditions of a direct output short circuit, it is necessary to use a power supply having over load and short circuit protection.

11 Layout

11.1 Layout Guidelines

- Connect SOURCE and GATE pins of LM74500-Q1 close to the MOSFET's SOURCE and GATE pins.
- The high current path of for this solution is through the MOSFET, therefore it is important to use thick traces for source and drain of the MOSFET to minimize resistive losses.
- The charge pump capacitor across VCAP and SOURCE pins must be kept away from the MOSFET to lower the thermal effects on the capacitance value.
- The Gate pin of the LM74500-Q1 must be connected to the MOSFET gate with short trace. Avoid excessively thin and long running trace to the Gate Drive.

11.2 Layout Example



11-1. Layout Example

12 Device and Documentation Support

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.5 用語集

[TI 用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM74500QDDFRQ1	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	745F
LM74500QDDFRQ1.A	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	745F

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DDF0008A**PACKAGE OUTLINE****SOT-23-THIN - 1.1 mm max height**

PLASTIC SMALL OUTLINE



4222047/E 07/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024


NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月