

Technical documentation







LM5145-Q1

JAJSJD2A - JUNE 2021 - REVISED JUNE 2021

LM5145-Q1 車載用 75V、デューティ・サイクル範囲の広い同期整流降圧 DC/DC コ ントローラ

1 特長

Ŧ

TEXAS

INSTRUMENTS

- 車載アプリケーション用に AEC-Q100 認定取得済 み
 - デバイス温度グレード1:-40℃~+125℃の周 囲温度範囲
- 機能安全対応 - 機能安全システムの設計に役立つ資料を利用可 能
- 多用途な同期整流降圧 DC/DC コントローラ
 - 5.5V~75Vの広い入力電圧範囲
 - 最大接合部温度:150℃
 - フィードバック精度 ±1% の 0.8V 基準電圧
 - 出力電圧を 0.8V~60V の範囲で調整可能
 - 40ns の t_{ON(min)} により高い V_{IN}/V_{OUT} 比を実現
 - 140ns の t_{OFF(min)} により低ドロップアウトを実 現
 - ロスレス R_{DS(on)} またはシャント電流センシン 거
 - CISPR 25 Class 5 要件に対して最適化
- スイッチング周波数:100kHz~1MHz
 - SYNC In および SYNC Out 機能
 - ダイオード・エミュレーションまたは FPWM を選択可能
- 標準の V_{TH} MOSFET 用の 7.5V ゲート・ドライバ
 - 14ns のアダプティブ・デッドタイム制御
 - 2.3A ソースおよび 3.5A シンク能力
- 本質的な保護機能による堅牢な設計
 - 可変出力電圧ソフト・スタート
 - ヒカップ・モードによる過電流保護
 - ヒステリシス付きの入力 UVLO
 - VCC とゲート駆動の UVLO 保護
 - 高精度のイネーブル入力とオープン・ドレイン の PGOOD インジケータによるシーケンシン グと制御
 - ヒステリシス付きのサーマル・シャットダウン 保護
- 20 ピンのウェッタブル・フランク付き VQFN パ ッケージ
- WEBENCH[®] Power Designer により、LM5145-Q1 を使用するカスタム設計を作成

2 アプリケーション

- 大電力の車載用 DC/DC レギュレータ
- 車載用モータ駆動、ADAS
- HEV/EV パワートレイン・システム
- ボディ・エレクトロニクス / 照明
- インフォテインメントとクラスタ

3 概要


LM5145-Q1 75-V 同期整流降圧コントローラは、高 い入力電圧の電源、または高い過渡電圧が発生する入 カレールからのレギュレーションを行い、外部のサー ジ抑制コンポーネントの必要性を最小限に抑えます。 ハイサイド・スイッチの最小のオン時間は 40ns で、 大きな降圧率を使用できるため、48V 公称入力から 低電圧レールへの直接降圧変換が可能になり、システ ムの複雑性とソリューションのコストを下げることが できます。LM5145-Q1 は最低 5.5 V の入力電圧デ ィップ中も動作し、必要に応じて 100% に近いデュ ーティ・サイクルで動作するため、大電力の車載用 DC/DC レギュレータ、車載用モータ駆動、LV-148 準 拠の HEV/EV 電源に理想的です。

強制 PWM (FPWM) 動作によりスイッチング周波数変 動が排除され、EMI が最小化されます。また、ユー ザー選択のダイオード・エミュレーション機能により 軽負荷の状況で消費電流が抑えられます。スイッチン グ周波数は最高 1MHz まで設定可能で、外部クロッ ク・ソースと同期できるため、ノイズに敏感なアプリ ケーションでビート周波数を排除できます。

剡品情報

| 部品番号 パッケージ(1) 本体サイズ | | | | | |
|---------------------|-----------|-----------------|--|--|--|
| LM5145-Q1 | VQFN (20) | 4.50mm × 3.50mm | | | |

利用可能なすべてのパッケージについては、このデータシー (1) トの末尾にある注文情報を参照してください。



代表的なアプリケーション回路と効率特性、V_{OUT} = 12V、F_{SW} = 400kHz

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報 🕰 は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計など の前には、必ず最新版の英語版をご参照くださいますようお願いいたします。





Table of Contents

| 1 | 特長 | 1 |
|---|--------------------------------------|----|
| 2 | アプリケーション | .1 |
| 3 | 概要 | 1 |
| | Revision History | |
| | 概要 (続き) | |
| 6 | Pin Configuration and Functions | .4 |
| | 6.1 Wettable Flanks | 5 |
| 7 | Specifications | 6 |
| | 7.1 Absolute Maximum Ratings | 6 |
| | 7.2 ESD Ratings | 6 |
| | 7.3 Recommended Operating Conditions | |
| | 7.4 Thermal Information | .7 |
| | 7.5 Electrical Characteristics | .8 |
| | 7.6 Switching Characteristics | 10 |
| | 7.7 Typical Characteristics | 11 |
| 8 | Detailed Description | 16 |
| | 8.1 Overview | |
| | 8.2 Functional Block Diagram | |
| | 8.3 Feature Description | 17 |
| | | |

| 8.4 Device Functional Modes | 25 |
|---|----|
| 9 Application and Implementation | 26 |
| 9.1 Application Information | |
| 9.2 Typical Applications | |
| 10 Power Supply Recommendations | 45 |
| 11 Layout | 46 |
| 11.1 Layout Guidelines | |
| 11.2 Layout Example | |
| 12 Device and Documentation Support | |
| 12.1 Device Support | 50 |
| 12.2 Documentation Support | 51 |
| 12.3 Receiving Notification of Documentation Update | |
| 12.4 サポート・リソース | |
| 12.5 Trademarks | 52 |
| 12.6 Electrostatic Discharge Caution | 52 |
| 12.7 Glossary | |
| 13 Mechanical, Packaging, and Orderable | |
| Information | 53 |
| | |

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Cł | nanges from Revision * (June 2021) to Revision A (June 2021) | Page |
|----|--|------|
| • | タイトルから「6V~」を削除 | 1 |
| • | 機能安全のリンクを更新 | 1 |
| | 量産データのデータシートの初版 | |
| | | |



5 概要 (続き)


LM5145-Q1 ライン・フィードフォワード付き電圧モード・コントローラは、外部のハイサイドおよびローサイ ド N チャネル電力スイッチを、標準スレッショルドの MOSFET に適した、堅牢な 7.5V のゲート・ドライバ で駆動します。適応型タイミングのゲート・ドライバと、ソース 2.3A、シンク 3.5A の能力から、スイッチン グ遷移時にボディ・ダイオードの導通が最小化され、スイッチング損失が低減し、高い入力電圧と高周波数で MOSFET を駆動するときの熱特性が改善されます。LM5145-Q1 はスイッチング・レギュレータの出力、また は他の利用可能な電源で駆動できるため、さらに効率が向上します。

SYNCOUT での、内部発振器に対して 180° 位相がずれたクロック出力は、カスケードまたはマルチチャネル の電源で入力コンデンサのリップル電流と EMI フィルタのサイズを減らすため理想的です。LM5145-Q1 の 追加機能として、構成可能なソフト・スタート、フォルト報告および出力監視用のオープン・ドレインのパワ ー・グッド・モニタ、プリバイアス負荷への単調スタートアップ、VCC バイアス電源レギュレータおよびブー トストラップ・ダイオードの搭載、外部電源のトラッキング、可変のライン低電圧誤動作防止 (UVLO) を行う ための高精度のヒステリシス付きイネーブル入力、ヒカップ・モードの過負荷保護、自動回復機能付きのサー マル・シャットダウン保護があります。

LM5145-Q1 コントローラは 4.5mm × 3.5mm の熱的に強化された 20 ピンの VQFN パッケージで供給され、 高電圧ピンには追加のスペースを設け、ウェッタブル・フランクを採用してハンダ接合部フィレットの光学検 査を容易に行えます。



6 Pin Configuration and Functions



Connect Exposed Pad on bottom to AGND and PGND on the PCB.

図 6-1. 20-Pin VQFN With Wettable Flanks in RGY Package (Top View)

表 6-1. Pin Functions

| PIN | | I/O ⁽¹⁾ | DESCRIPTION |
|-----|---------|--------------------|---|
| NO. | NAME | "" | DESCRIPTION |
| 1 | EN/UVLO | I | Enable input and undervoltage lockout programming pin. If the EN/UVLO voltage is below 0.4 V, the controller is in shutdown mode with all functions disabled. If the EN/UVLO voltage is greater than 0.4 V and less than 1.2 V, the regulator is in standby mode with the VCC regulator operational, the SS pin grounded, and no switching at the HO and LO outputs. If the EN/UVLO voltage is above 1.2 V, the SS/TRK voltage can ramp and pulse-width modulated gate-drive signals are delivered to the HO and LO pins. A 10-µA current source is enabled when EN/UVLO exceeds 1.2 V and flows through the external UVLO resistor divider to provide hysteresis. Hysteresis can be adjusted by varying the resistance of the external divider. |
| 2 | RT | I | Oscillator frequency adjust pin. The internal oscillator is programmed with a single resistor between RT and the AGND. TI recommends a maximum oscillator frequency of 1 MHz. An RT pin resistor is required even when using the SYNCIN pin to synchronize to an external clock. |
| 3 | SS/TRK | I | Soft start and voltage-tracking pin. An external capacitor and an internal 10- μ A current source set the ramp rate of the error amplifier reference during start-up. When the SS/TRK pin voltage is less than 0.8 V, the SS/TRK voltage controls the noninverting input of the error amp. When the SS/TRK voltage exceeds 0.8 V, the amplifier is controlled by the internal 0.8-V reference. SS/TRK is discharged to ground during standby and fault conditions. After start-up, the SS/TRK voltage is clamped 115 mV above the FB pin voltage. If FB falls due to a load fault, SS/TRK is discharged to a level 115 mV above FB to provide a controlled recovery when the fault is removed. Voltage tracking can be implemented by connecting a low impedance reference between 0 V and 0.8 V to the SS/TRK pin. The 10- μ A SS/TRK charging current flows into the reference and produces a voltage error if the impedance is not low. Connect a minimum capacitance from SS/TRK to AGND of 2.2 nF. |
| 4 | COMP | 0 | Low impedance output of the internal error amplifier. Connect the loop compensation network between the COMP pin and the FB pin. |
| 5 | FB | I | Feedback connection to the inverting input of the internal error amplifier. A resistor divider from the output to this pin sets the output voltage level. The regulation threshold at the FB pin is nominally 0.8 V. |
| 6 | AGND | Р | Analog ground. Return for the internal 0.8-V voltage reference and analog circuits. |



表 6-1. Pin Functions (continued)

| PIN | | I/O ⁽¹⁾ | DESCRIPTION |
|-----|---------|--------------------|---|
| NO. | NAME | 1/0(1) | DESCRIPTION |
| 7 | SYNCOUT | ο | Synchronization output. Logic output that provides a clock signal that is 180° out-of-phase with the high-side FET gate drive. Connect SYNCOUT of the master LM5145-Q1 to the SYNCIN pin of a second LM5145-Q1 to operate two controllers at the same frequency with 180° interleaved high-side FET switch turn-on transitions. Note that the SYNCOUT pin does not provide 180° interleaving when the controller is operating from an external clock that is different from the free-running frequency set by the RT resistor. |
| 8 | SYNCIN | I | Dual function pin to provide an optional clock input and enable diode emulation by the low-side MOSFET. Connecting a clock signal to the SYNCIN pin synchronizes switching to the external clock. Diode emulation by the low-side MOSFET is disabled when the controller is synchronized to an external clock, and negative inductor current can flow in the low-side MOSFET with light loads. A continuous logic low state at the SYNCIN pin enables diode emulation to prevent reverse current flow in the inductor. Diode emulation results in discontinuous mode operation (DCM) at light loads, which improves efficiency. A logic high state at the SYNCIN pin disables diode emulation, producing forced-PWM (FPWM) operation. During soft start when SYNCIN is high or a clock signal is present, the LM5145-Q1 operates in diode emulation mode until the output is in regulation, then gradually increases the SW zero-cross threshold, resulting in a gradual transition from DCM to FPWM. |
| 9 | NC | — | No electrical connection |
| 10 | PGOOD | 0 | Power-good indicator. This pin is an open-drain output. A high state indicates that the voltage at the FB pin is within a specified tolerance window centered at 0.8 V. |
| 11 | | | external resistor programs the threshold voltage for valley current limiting. The opposite end of the threshold adjust resistor can be connected to either the drain of the low-side MOSFET for R _{DS(on)} sensing or to a current |
| 12 | PGND | Ρ | Power ground return pin for the low-side MOSFET gate driver. Connect directly to the source of the low-side MOSFET or the ground side of a shunt resistor. |
| 13 | LO | Р | Low-side MOSFET gate drive output. Connect to the gate of the low-side synchronous rectifier FET through a short, low inductance path. |
| 14 | VCC | ο | Output of the 7.5-V bias regulator. Locally decouple to PGND using a low-ESR/ESL capacitor located as close as possible to the controller. Controller bias can be supplied from an external supply that is greater than the internal VCC regulation voltage. Use caution when applying external bias to ensure that the applied voltage is not greater than the minimum V_{IN} voltage and does not exceed the VCC pin maximum operating rating. See the <i>Recommended Operating Conditions</i> . |
| 15 | EP | _ | Pin is internally connected to exposed pad of the package. Connect to GND at the exposed pad to improve heat spreading. |
| 16 | NC | — | No electrical connection |
| 17 | BST | 0 | Bootstrap supply for the high-side gate driver. Connect to the bootstrap (boot) capacitor. The bootstrap capacitor supplies current to the high-side FET gate and must be placed as close as possible to controller. If an external bootstrap diode is used to reduce the time required to charge the bootstrap capacitor, connect the cathode of the diode to the BST pin and anode to VCC. |
| 18 | НО | Р | High-side MOSFET gate drive output. Connect to the gate of the high-side MOSFET through a short, low inductance path. |
| 19 | SW | Ρ | Switching node of the buck controller. Connect to the bootstrap capacitor, the source terminal of the high-side MOSFET, and the drain terminal of the low-side MOSFET using short, low inductance paths. |
| 20 | VIN | Р | Supply voltage input for the VCC LDO regulator |
| _ | EP | _ | Exposed pad of the package. Electrically isolated. Solder to the system ground plane to reduce thermal resistance. |

(1) P = Power, G = Ground, I = Input, O = Output

6.1 Wettable Flanks

100% automated visual inspection (AVI) post-assembly is typically required to meet requirements for high reliability and robustness. Standard quad-flat no-lead (VQFN) packages do not have solderable or exposed pins and terminals that are easily viewed. Therefore, it is difficult to visually determine whether or not the package is successfully soldered onto the printed-circuit board (PCB). The wettable-flank process was developed to resolve the issue of side-lead wetting of leadless packaging. The LM5145-Q1 is assembled using a 20-pin VQFN package with wettable flanks to provide a visual indicator of solderability, which reduces the inspection time and manufacturing costs.



7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature of -40°C to +150°C (unless otherwise noted).⁽¹⁾

| | | MIN | MAX | UNIT |
|--|------------------------------|------|-----|------|
| Input voltage | VIN | -0.3 | 100 | |
| | SW | -1 | 100 | |
| | SW (20-ns transient) | -5 | 100 | |
| | ILIM | -1 | 100 | V |
| | EN/UVLO | -0.3 | 100 | v |
| | VCC | -0.3 | 14 | |
| | FB, COMP, SS/TRK, RT | -0.3 | 6 | |
| | SYNCIN | -0.3 | 14 | |
| | BST | -0.3 | 110 | |
| | BST to VCC | | 100 | |
| Output voltage | BST to SW | -0.3 | 14 | V |
| Output voltage | VCC to BST (20-ns transient) | | 7 | V |
| | LO (20-ns transient) | -3 | | |
| | PGOOD | -0.3 | 14 | |
| Operating junction temperature, T _J | | | 150 | °C |
| Storage tempert | ure, T _{stg} | -55 | 150 | °C |

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

| | | | | VALUE | UNIT |
|--------------------|-------------------------|---|---|-------|------|
| | | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ H | IBM ESD Classification Level 2 | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per AEC Q100-011 | All pins except 1, 2, 9, 10, 11, 12, and 20 | ±500 | V |
| | | CDM ESD Classification Level C4B | Pins 1, 2, 9, 10, 11, 12, 19, and 20 | ±750 | |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted). ⁽¹⁾

| | | MIN | NOM MAX | UNIT |
|--------------------------------------|--------------------------------|------|---------|------|
| | VIN | 5.5 | 75 | V |
| | SW | -1 | 75 | V |
| Input voltage | ILIM | 0 | 75 | V |
| | External VCC bias rail | 8 | 13 | V |
| | EN/UVLO | -0.3 | 75 | V |
| | BST | -0.3 | 88 | V |
| Output | BST to VCC | | 75 | V |
| voltage | BST to SW | 5 | 13 | V |
| | PGOOD | | 13 | V |
| I _{SINK} , I _{SRC} | Sink/source current SYNCOUT | -1 | 1 | mA |
| I _{SINK} , I _{SRC} | Sink/source current PGOOD | | 2 | mA |
| TJ | Operating junction temperature | -40 | 150 | °C |
| | | | | |

(1) The Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see the *Electrical Characteristics*.

7.4 Thermal Information

| | | LM5145-Q1 | |
|-----------------------|--|------------|------|
| | THERMAL METRIC ⁽¹⁾ | RGY (VQFN) | UNIT |
| | | 20 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 36.8 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 28 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 11.8 | °C/W |
| Ψյт | Junction-to-top characterization parameter | 0.4 | °C/W |
| Ψјв | Junction-to-board characterization parameter | 11.7 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 2.1 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics

7.5 Electrical Characteristics

Typical values correspond to $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 150°C junction temperature range unless otherwise stated. $V_{VIN} = 48 \text{ V}$, $V_{EN/UVLO} = 1.5 \text{ V}$, $R_{RT} = 25 \text{ k}\Omega$ unless otherwise stated. ⁽¹⁾ ⁽²⁾

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|-------|------|-------|------|
| INPUT SUPF | ջլչ | · · · · · · · · · · · · · · · · · · · | | | | |
| V _{IN} | Operating input voltage range | $I_{VCC} \le 10 \text{ mA at } V_{VIN} = 5.5 \text{ V}$ | 5.5 | | 75 | V |
| Q-RUN | Operating input current, not switching | V _{EN/UVLO} = 1.5 V, V _{SS/TRK} = 0 V | | 1.8 | 2.1 | mA |
| Q-STBY | Standby input current | V _{EN/UVLO} = 1 V | | 1.75 | 2 | mA |
| I _{Q-SHDN} | Shutdown input current | $V_{EN/UVLO} = 0 V, V_{VCC} < 1 V$ | | 13.5 | 30 | μA |
| VCC REGUL | ATOR | 1 | | | | |
| V _{VCC} | VCC regulation voltage | $V_{SS/TRK} = 0 \text{ V}, 9 \text{ V} \le V_{VIN} \le 100 \text{ V}, 0$ mA $\le I_{VCC} \le 20 \text{ mA}$ | 7.3 | 7.5 | 7.7 | V |
| V _{VCC-LDO} | VIN to VCC dropout voltage | V _{VIN} = 6 V, V _{SS/TRK} = 0 V, I _{VCC} = 20 mA | | 0.25 | 0.72 | V |
| I _{SC-LDO} | VCC short-circuit current | V _{SS/TRK} = 0 V, V _{VCC} = 0 V | 40 | 50 | 70 | mA |
| V _{VCC-UV} | VCC undervoltage threshold | V _{VCC} rising | 4.8 | 4.93 | 5.2 | V |
| V _{VCC-UVH} | VCC undervoltage hysteresis | Rising threshold – falling threshold | | 0.26 | | V |
| V _{VCC-EXT} | Minimum external bias voltage | Voltage required to disable VCC regulator | 8 | | | V |
| I _{VCC} | External VCC input current, not switching | V _{SS/TRK} = 0 V, V _{VCC} = 13 V | | | 2.3 | mA |
| ENABLE AN | ID INPUT UVLO | | | | t | |
| V _{SHDN} | Shutdown to standby threshold | V _{EN/UVLO} rising | | 0.42 | | V |
| V _{SHDN-HYS} | Shutdown threshold hysteresis | EN/UVLO Rising threshold – falling threshold | | 50 | | mV |
| V _{EN} | Standby to operating threshold | V _{EN/UVLO} rising | 1.164 | 1.2 | 1.236 | V |
| I _{EN-HYS} | Standby to operating hysteresis current | $V_{EN/UVLO} = 1.5 V$ | 9 | 10 | 11 | μA |
| ERROR AM | PLIFIER | | | | I | |
| V _{REF} | FB reference Voltage | FB connected to COMP | 792 | 800 | 808 | mV |
| I _{FB-BIAS1} | FB input bias current | $V_{FB} = 0.8 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ | -0.1 | | 0.1 | μA |
| I _{FB-BIAS2} | FB input bias current | $V_{FB} = 0.8 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C}$ | -0.2 | | 0.2 | μA |
| V _{COMP-OH} | COMP output high voltage | V _{FB} = 0 V, COMP sourcing 1 mA | | 5 | | V |
| V _{COMP-OL} | COMP output low voltage | COMP sinking 1 mA | | | 0.3 | V |
| AVOL | DC gain | | | 94 | | dB |
| GBW | Unity gain bandwidth | | | 6.5 | | MHz |
| SOFT-STAR | T and VOLTAGE TRACKING | 1 | | | | |
| I _{SS} | SS/TRK capacitor charging current | V _{SS/TRK} = 0 V | 8.5 | 10 | 12 | μA |
| R _{SS} | SS/TRK discharge FET resistance | $V_{\text{EN/UVLO}} = 1 \text{ V}, \text{ V}_{\text{SS/TRK}} = 0.1 \text{ V}$ | | 11 | | Ω |
| V _{SS-FB} | SS/TRK to FB offset | | -15 | 0 | 15 | mV |
| V _{SS-CLAMP} | SS/TRK clamp voltage | V _{SS/TRK} – V _{FB} , V _{FB} = 0.8 V | | 115 | | mV |
| | | | | | | |
| PG _{UTH} | FB upper threshold for PGOOD high to low | % of $V_{\text{REF}},V_{\text{FB}}$ rising | 106% | 108% | 110% | |
| PG _{LTH} | FB lower threshold for PGOOD high to low | % of V_{REF} , V_{FB} falling | 90% | 92% | 94% | |
| PG _{HYS_U} | PGOOD upper theshold hysteresis | % of V _{REF} | | 3% | | |
| PG _{HYS L} | PGOOD lower threshold hysteresis | % of V _{BEF} | | 2% | | |
| T _{PG-RISE} | PGOOD rising filter | FB to PGOOD rising edge | | 25% | | μs |
| T _{PG-FALL} | PGOOD falling filter | FB to PGOOD falling edge | | 25% | | μs |
| V _{PG-OL} | PGOOD low state output voltage | $V_{FB} = 0.9 \text{ V}, I_{PGOOD} = 2 \text{ mA}$ | | | 150 | mV |



Typical values correspond to $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 150°C junction temperature range unless otherwise stated. $V_{VIN} = 48 \text{ V}$, $V_{EN/UVLO} = 1.5 \text{ V}$, $R_{RT} = 25 \text{ k}\Omega$ unless otherwise stated. ⁽¹⁾ ⁽²⁾

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|---|--|------|----------------------------|-----|--------|
| I _{PG-OH} | PGOOD high state leakage current | V _{FB} = 0.8 V, V _{PGOOD} = 13 V | | | 400 | nA |
| OSCILLATOR | ξ | I I | | | | |
| F _{SW1} | Oscilator frequency – 1 | R _{RT} = 100 kΩ | | 100 | | kHz |
| F _{SW2} | Oscillator frequency – 2 | R _{RT} = 25 kΩ | 380 | 400 | 420 | kHz |
| F _{SW3} | Oscillator frequency – 3 | R _{RT} = 12.5 kΩ | | 780 | | kHz |
| | ZATION INPUT AND OUTPUT | | | | | |
| F _{SYNC} | SYNCIN external clock frequency range | % of nominal frequency set by R _{RT} | -20% | | 50% | |
| V _{SYNC-IH} | SYNCIN input logic high | | 2 | | | V |
| V _{SYNC-IL} | SYNCIN input logic low | | | | 0.8 | V |
| R _{SYNC-IN} | SYNCIN input resistance | V _{SYNCIN} = 3 V | | 20 | | kΩ |
| T _{SYNCI-PW} | SYNCIN input minimum pulsewidth | Minimum high state or low state duration | 50 | | | ns |
| V _{SYNCO-OH} | SYNCOUT high-state output voltage | I _{SYNCOUT} = –1 mA (sourcing current) | 3 | | | V |
| V _{SYNCO-OL} | SYNCOUT low-state output voltage | I _{SYNCOUT} = 1 mA (sinking current) | | | 0.4 | V |
| T _{SYNCOUT} | Delay from HO rising to SYNCOUT leading edge | $V_{SYNCIN} = 0 V, T_S = 1/F_{SW}, F_{SW}$ set by R_{RT} | | T _S /2 – 140 | | ns |
| T _{SYNCIN} | Delay from SYNCIN rising to HO leading edge | 50% to 50% | | 150 | | ns |
| GATE DRIVE | RS | | | | | |
| R _{HO-UP} | HO high state resistance, HO to BST | V _{BST} – V _{SW} = 7 V, I _{HO} = –100 mA | | 1.5 | | Ω |
| R _{HO-DOWN} | HO low state resistance, HO to SW | $V_{BST} - V_{SW}$ = 7 V, I_{HO} = 100 mA | | 0.9 | | Ω |
| R _{LO-UP} | LO high state resistance, LO to VCC | $V_{BST} - V_{SW} = 7 \text{ V}, \text{ I}_{LO} = -100 \text{ mA}$ | | 1.5 | | Ω |
| R _{LO-DOWN} | LO low state resistance, LO to PGND | $V_{BST} - V_{SW}$ = 7 V, I _{LO} = 100 mA | | 0.9 | | Ω |
| I _{HOH} , I _{LOH} | HO, LO source current | $V_{BST} - V_{SW} = 7 V$, HO = SW, LO = AGND | | 2.3 | | А |
| I _{HOL} , I _{LOL} | HO, LO sink current | $V_{BST} - V_{SW}$ = 7 V, HO = BST, LO = VCC | | 3.5 | | А |
| BOOTSTRAF | DIODE AND UNDERVOLTAGE THRESH | OLD | | | | |
| V _{BST-FWD} | Diode forward voltage, VCC to BST | VCC to BST, BST pin sourcing 20 mA | | 0.75 | 0.9 | V |
| I _{Q-BST} | BST to SW quiescent current, not switching | V _{SS/TRK} = 0 V, V _{SW} = 48 V, V _{BST} = 54 V | | 80 | | μA |
| V _{BST-UV} | BST to SW undervoltage detection | V _{BST} – V _{SW} falling | | 3.4 | | V |
| V _{BST-HYS} | BST to SW undervoltage hysteresis | $V_{BST} - V_{SW}$ rising | | 0.42 | | V |
| PWM CONTR | ROL . | | | | | |
| t _{ON(min)} | Minimum controllable on-time | V _{BST} – V _{SW} = 7 V, HO 50% to 50% | | 40 | 60 | ns |
| t _{OFF(min)} | Minimum off-time | $V_{BST} - V_{SW}$ = 7 V, HO 50% to 50% | | 140 | 200 | ns |
| DC _{100kHz} | | F_{SW} = 100 kHz, 6 V \leq V _{VIN} \leq 60 V | 98 | 99 | | % |
| DC _{400kHz} | Maximum duty cycle | F_{SW} = 400 kHz, 6 V ≤ V _{VIN} ≤ 60 V | 90 | 94 | | % |
| V _{RAMP(min)} | RAMP valley voltage (COMP at 0% duty cycle) | | | 300 | | mV |
| k _{FF} | PWM feedforward gain (V _{IN} / V _{RAMP}) | $6 \text{ V} \le \text{V}_{\text{VIN}} \le 100 \text{ V}$ | | 15 | | V/V |
| OVER CURR | ENT PROTECT (OCP) - VALLEY CURRE | NT LIMITING | | | | |
| I _{RS} | ILIM source current, R _{SENSE} mode | Low voltage detected at ILIM | 90 | 100 | 110 | μA |
| I _{RDSON} | ILIM source current, R _{DS-ON} mode | SW voltage detected at ILIM, $T_J = 25^{\circ}C$ | 180 | 200 | 220 | μA |
| IRDSONTC | ILIM current tempco | R _{DS-ON} mode | | 4500 | | ppm/°C |
| I _{RSTC} | ILIM current tempco | R _{SENSE} mode | | 0 | | ppm/°C |
| V _{ILIM-TH} | ILIM comparator threshold at ILIM | | -8 | -2 | 3.5 | mV |

Copyright © 2021 Texas Instruments Incorporated



Typical values correspond to $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 150°C junction temperature range unless otherwise stated. $V_{VIN} = 48 \text{ V}$, $V_{EN/UVLO} = 1.5 \text{ V}$, $R_{RT} = 25 \text{ k}\Omega$ unless otherwise stated. ⁽¹⁾ ⁽²⁾

| | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|------------------------|--|--|--------------------------------|-----|--------|
| V _{CLAMP-OS} | Clamp offset voltage – no current limiting | COMP to duty cycle clamp voltage | 0.2 + V _{VIN} /75 | | V |
| V _{CLAMP-MIN} | Minimum clamp voltage | Clamp voltage with continuous current limit | 0.3 + V _{VIN} /150 | | V |
| HICCUP MO | DE FAULT PROTECTION | | | | |
| C _{HICC-DEL} | Hiccup mode activation delay | Clock cycles with current limiting before off-time activated | 128 | | cycles |
| C _{HICCUP} | Hiccup mode off time after activation | Clock cycles with no switching followed by SS/TRK release | 8192 | | cycles |
| DIODE EMU | LATION / DCM OPERATION | | | | |
| V _{ZCD-SS} | Zero-cross detect (ZCD) soft-start ramp | ZCD threshold measured at SW pin 50 cycles after first HO pulse | 0 | | mV |
| V _{ZCD-DIS} | Zero-cross detect disable threshold | ZCD threshold measured at SW pin 1000 cycles after first HO pulse | 200 | | mV |
| V _{DEM-TH} | Diode emulation zero-cross threshold | Measured at SW with V_{SW} rising | -5 0 | 5 | mV |
| THERMAL S | HUTDOWN | | | | |
| T _{SD} | Thermal shutdown threshold | T _J rising | 175 | | °C |
| T _{SD-HYS} | Thermal shutdown hysteresis | | 20 | | °C |

(1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applied statistical process control.

(2) The junction temperature (T_J in °C) is calculated from the ambient temperature (T_A in °C) and power dissipation (P_D in Watts) as follows: T_J = T_A + (P_D × R_{OJA}) where R_{OJA} (in °C/W) is the package thermal impedance provided in $\pm 22 \pm 7.4$.

7.6 Switching Characteristics


Typical values correspond to $T_J = 25^{\circ}C$.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-----------------------|---|-----|-----|-----|------|
| T _{HO-TR} T _{LO-TR} | HO, LO rise times | $V_{BST} - V_{SW}$ = 7 V, C_{LOAD} = 1 nF, 20% to 80% | | 7 | | ns |
| T _{HO -TF} T _{LO-TF} | HO, LO fall times | $V_{BST} - V_{SW} = 7$ V, $C_{LOAD} = 1$ nF, 20% to 80% | | 4 | | ns |
| T _{HO-DT} | HO turn-on dead timne | $V_{BST} - V_{SW}$ = 7 V, LO off to HO on, 50% to 50% | | 14 | | ns |
| T _{LO-DT} | LO turn-on dead timne | $V_{BST} - V_{SW}$ = 7 V, HO off to LO on, 50% to 50% | | 14 | | ns |




7.7 Typical Characteristics

 V_{VIN} = 48 V, R_{RT} = 25 k Ω , SYNCIN tied to VCC, EN/UVLO tied to VIN (unless otherwise noted).




LM5145-Q1 JAJSJD2A – JUNE 2021 – REVISED JUNE 2021











LM5145-Q1 JAJSJD2A – JUNE 2021 – REVISED JUNE 2021







LM5145-Q1 JAJSJD2A – JUNE 2021 – REVISED JUNE 2021






8 Detailed Description

8.1 Overview

The LM5145-Q1 is a 75-V synchronous buck controller with all of the functions necessary to implement a highefficiency step-down power supply. The output voltage range is from 0.8 V to 60 V. The voltage-mode control architecture uses input feedforward for excellent line transient response over a wide V_{IN} range. Voltage-mode control supports the wide duty cycle range for high input voltage and low dropout applications as well as when a high-voltage conversion ratio (for example, 10-to-1) is required. Current sensing for cycle-by-cycle current limit can be implemented with either the low-side FET R_{DS(on)} or a current sense resistor. The operating frequency is programmable from 100 kHz to 1 MHz. The LM5145-Q1 drives external high-side and low-side NMOS power switches with robust 7.5-V gate drivers suitable for standard threshold MOSFETs. Adaptive dead-time control between the high-side and low-side drivers minimizes body diode conduction during switching transitions. An external bias supply can be connected to the VCC pin to improve efficiency in high-voltage applications. A user-selectable diode emulation feature enables DCM operation for improved efficiency and lower dissipation at light-load conditions.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Range (VIN)

The LM5145-Q1 operational input voltage range is from 5.5 V to 75 V. The device is intended for step-down conversions from 12-V, 24-V, 48-V, 60-V, and 72-V unregulated, semiregulated, and fully-regulated supply rails. The application circuit in \boxtimes 8-1 shows all the necessary components to implement an LM5145-Q1-based wide-V_{IN} step-down regulator using a single supply. The LM5145-Q1 uses an internal LDO subregulator to provide a 7.5-V VCC bias rail for the gate drive and control circuits (assuming the input voltage is higher than 7.5 V plus the necessary subregulator dropout specification).




図 8-1. Schematic Diagram for VIN Operating Range of 5.5 V to 75 V

In high-voltage applications, take extra care to ensure the VIN pin does not exceed the absolute maximum voltage rating of 100 V during line or load transient events. Voltage ringing on the VIN pin that exceeds the values in the *Absolute Maximum Ratings* can damage the IC. Use high-quality ceramic input capacitors to minimize ringing. An RC filter from the input rail to the VIN pin (for example, 4.7 Ω and 0.1 μ F) provides supplementary filtering at the VIN pin.

8.3.2 Output Voltage Setpoint and Accuracy (FB)

The reference voltage at the FB pin is set at 0.8 V with a feedback system accuracy over the full junction temperature range of $\pm 1\%$. Junction temperature range for the device is -40° C to $+150^{\circ}$ C. While dependent on switching frequency and load current requirements, the LM5145-Q1 is generally capable of providing an output voltage in the range of 0.8 V to a maximum of 60 V or slightly less than V_{IN}, whichever is lower. The DC output voltage setpoint during normal operation is set by the feedback resistor network, R_{FB1} and R_{FB2}, connected to the output.

8.3.3 High-Voltage Bias Supply Regulator (VCC)

The LM5145-Q1 contains an internal high-voltage VCC regulator that provides a bias supply for the PWM controller and its gate drivers for the external MOSFETs. The input pin (VIN) can be connected directly to an input voltage source up to 75 V. The output of the VCC regulator is set to 7.5 V. However, when the input



voltage is below the VCC setpoint level, the VCC output tracks V_{IN} with a small voltage drop. Connect a ceramic decoupling capacitor between 1 μ F and 5 μ F from VCC to AGND for stability.

The VCC regulator output has a current limit of 40 mA (minimum). At power up, the regulator sources current into the capacitor connected to the VCC pin. When the VCC voltage exceeds its rising UVLO threshold of 4.93 V, the output is enabled (if EN/UVLO is above 1.2 V), and the soft-start sequence begins. The output remains active until the VCC voltage falls below its falling UVLO threshold of 4.67 V (typical) or if EN/UVLO goes to a standby or shutdown state.

Internal power dissipation of the VCC regulator can be minimized by connecting the output voltage or an auxiliary bias supply rail (up to 13 V) to VCC using a diode D_{VCC} as shown in 🛛 8-2. A diode in series with the input prevents reverse current flow from VCC to VIN if the input voltage falls below the external VCC rail.




図 8-2. VCC Bias Supply Connection From VOUT or Auxiliary Supply

Note that a finite bias supply regulator dropout voltage exists and is manifested to a larger extent when driving high gate charge (Q_G) power MOSFETs at elevated switching frequencies. For example, at V_{VIN} = 6 V, the VCC voltage is 5.8 V with a DC operating current, I_{VCC} , of 20 mA. Such a low gate drive voltage can be insufficient to fully enhance the power MOSFETs. At the very least, MOSFET on-state resistance, $R_{DS(ON)}$, can increase at such low gate drive voltage.

Here are the main considerations when operating at input voltages below 7.5 V:

- Increased MOSFET R_{DS(on)} at lower V_{GS}, leading to Increased conduction losses and reduced OCP setpoint
- · Increased switching losses given the slower switching times when operating at lower gate voltages
- Restricted range of suitable power MOSFETs to choose from (MOSFETs with R_{DS(on)} rated at V_{GS} = 4.5 V become mandatory)

8.3.4 Precision Enable (EN/UVLO)

The EN/UVLO input supports adjustable input undervoltage lockout (UVLO) with hysteresis programmed by the resistor values for application specific power-up and power-down requirements. EN/UVLO connects to a comparator-based input referenced to a 1.2-V bandgap voltage. An external logic signal can be used to drive the EN/UVLO input to toggle the output ON and OFF and for system sequencing or protection. The simplest way to enable the operation of the LM5145-Q1 is to connect EN/UVLO directly to VIN. This allows self start-up of the LM5145-Q1 when V_{CC} is within its valid operating range. However, many applications benefit from using a resistor divider R_{UV1} and R_{UV2} as shown in \aleph 8-3 to establish a precision UVLO level.

Use $\exists 1$ and $\exists 2$ to calculate the UVLO resistors given the required input turn-on and turn-off voltages.

$$R_{UV1} = \frac{V_{IN(on)} - V_{IN(off)}}{I_{HYS}}$$

$$R_{UV2} = R_{UV1} \cdot \frac{V_{EN}}{V_{IN(on)} - V_{EN}}$$
(2)








図 8-3. Programmable Input Voltage UVLO Turn-on and Turn-off

The LM5145-Q1 enters a low I_Q shutdown mode when EN/UVLO is pulled below approximately 0.4 V. The internal LDO regulator powers off and the internal bias supply rail collapses, shutting down the bias currents of the LM5145-Q1. The LM5145-Q1 operates in standby mode when the EN/UVLO voltage is between the hard shutdown and precision enable (standby) thresholds.

8.3.5 Power Good Monitor (PGOOD)

The LM5145-Q1 provides a PGOOD flag pin to indicate when the output voltage is within a regulation window. Use the PGOOD signal as shown in 🛛 8-4 for start-up sequencing of downstream converters, fault protection, and output monitoring. PGOOD is an open-drain output that requires a pullup resistor to a DC supply not greater than 13 V. The typical range of pullup resistance is 10 k Ω to 100 k Ω . If necessary, use a resistor divider to decrease the voltage from a higher voltage pullup rail.





When the FB voltage exceeds 94% of the internal reference V_{REF} , the internal PGOOD switch turns off and PGOOD can be pulled high by the external pullup. If the FB voltage falls below 92% of V_{REF} , the internal PGOOD switch turns on, and PGOOD is pulled low to indicate that the output voltage is out of regulation. Similarly, when the FB voltage exceeds 108% of V_{REF} , the internal PGOOD switch turns on, pulling PGOOD low. If the FB voltage subsequently falls below 105% of V_{REF} , the PGOOD switch is turned off and PGOOD is pulled high. PGOOD has a built-in deglitch delay of 25 µs.

8.3.6 Switching Frequency (RT, SYNCIN)

There are two options for setting the switching frequency, F_{SW}, of the LM5145-Q1, thus providing a power supply designer with a level of flexibility when choosing external components for various applications. To adjust the



frequency, use a resistor from the RT pin to AGND, or synchronize the LM5145-Q1 to an external clock signal through the SYNCIN pin.

8.3.6.1 Frequency Adjust

Adjust the free-running switching frequency by using a resistor from the RT pin to AGND. The switching frequency range is from 100 kHz to 1 MHz. The frequency set resistance, R_{RT} , is governed by Equation 3. E96 standard-value resistors for common switching frequencies are given in $\frac{1}{5}$ 8-1.

$$\mathsf{R}_{\mathsf{RT}}\left[\mathsf{k}\Omega\right] = \frac{10^4}{\mathsf{F}_{\mathsf{SW}}\left[\mathsf{kHz}\right]}$$

| 表 8-1. Frequency Set Resistors | | | | |
|---|------|--|--|--|
| SWITCHING FREQUENCY (kHz) FREQUENCY SET RESISTANCE (kΩ) | | | | |
| 100 | 100 | | | |
| 200 | 49.9 | | | |
| 250 | 40.2 | | | |
| 300 | 33.2 | | | |
| 400 | 24.9 | | | |
| 500 | 20 | | | |
| 750 | 13.3 | | | |
| 1000 | 10 | | | |
| | | | | |

(3)

8.3.6.2 Clock Synchronization

Apply an external clock synchronization signal to the LM5145-Q1 to synchronize switching in both frequency and phase. Requirements for the external clock SYNC signal are:

- Clock frequency range: 100 kHz to 1 MHz
- Clock frequency: -20% to +50% of the free-running frequency set by R_{RT}
- Clock maximum voltage amplitude: 13 V
- Clock minimum pulse width: 50 ns




図 8-5. Typical 400-kHz SYNCIN and SW Voltage Waveforms

⊠ 8-5 shows a clock signal at 400 kHz and the corresponding SW node waveform (V_{IN} = 48 V, V_{OUT} = 5 V, free-running frequency = 280 kHz). The SW voltage waveform is synchronized with respect to the rising edge of SYNCIN. The rising edge of the SW voltage is phase delayed relative to SYNCIN by approximately 100 ns.



8.3.7 Configurable Soft Start (SS/TRK)

After the EN/UVLO pin exceeds its rising threshold of 1.2 V, the LM5145-Q1 begins charging the output to the DC level dictated by the feedback resistor network. The LM5145-Q1 features an adjustable soft start (set by a capacitor from the SS/TRK pin to GND) that determines the charging time of the output. A 10- μ A current source charges this soft-start capacitor. Soft start limits inrush current as a result of high output capacitance to avoid an overcurrent condition. Stress on the input supply rail is also reduced. The soft-start time, t_{SS}, for the output voltage to ramp to its nominal level is set by Equation 4.

$$t_{SS} = \frac{C_{SS} \cdot V_{REF}}{I_{SS}}$$

where

- · C_{SS} is the soft-start capacitance
- V_{REF} is the 0.8-V reference
- I_{SS} is the 10-µA current sourced from the SS/TRK pin

More simply, calculate C_{SS} using Equation 5.

$$C_{SS}[nF] = 12.5 \cdot t_{SS}[ms]$$

(5)

(4)

The SS/TRK pin is internally clamped to V_{FB} + 115 mV to allow a soft start recovery from an overload event. The clamp circuit requires a soft-start capacitance greater than 2 nF for stability and has a current limit of approximately 2 mA.

8.3.7.1 Tracking

The SS/TRK pin also doubles as a tracking pin when master-slave power-supply tracking is required. This tracking is achieved by simply dividing down the output voltage of the master with a simple resistor network. Coincident, ratiometric, and offset tracking modes are possible.

If an external voltage source is connected to the SS/TRK pin, the external soft-start capability of the LM5145-Q1 is effectively disabled. The regulated output voltage level is reached when the SS/TRK pin reaches the 0.8-V reference voltage level. It is the responsibility of the system designer to determine if an external soft-start capacitor is required to keep the device from entering current limit during a start-up event. Likewise, the system designer must also be aware of how fast the input supply ramps if the tracking feature is enabled.




図 8-6. Typical Output Voltage Tracking and PGOOD Waveforms

⊠ 8-6 shows a triangular voltage signal directly driving SS/TRK and the corresponding output voltage tracking response. Nominal output voltage here is 5 V, with oscilloscope channel scaling chosen such that the waveforms



overlap during tracking. As expected, the PGOOD flag transitions at thresholds of 94% (rising) and 92% (falling) of the nominal output voltage setpoint.

Two practical tracking configurations, ratiometric and coincident, are shown in \boxtimes 8-7. The most common application is coincident tracking, used in core versus I/O voltage tracking in DSP and FPGA implementations. Coincident tracking forces the master and slave channels to have the same output voltage ramp rate until the slave output reaches its regulated setpoint. Conversely, ratiometric tracking sets the output voltage of the slave to a fraction of the output voltage of the master during start-up.




图 8-7. Tracking Implementation with Master, Ratiometric Slave, and Coincident Slave Rails

For coincident tracking, connect the SS/TRK input of the slave regulator to a resistor divider from the output voltage of the master that is the same as the divider used on the FB pin of the slave. In other words, simply select $R_{TRK3} = R_{FB3}$ and $R_{TRK4} = R_{FB4}$ as shown in 🗷 8-7. As the master voltage rises, the slave voltage rises identically (aside from the 80-mV offset from SS/TRK to FB when V_{FB} is below 0.8 V). Eventually, the slave voltage reaches its regulation voltage, at which point the internal reference takes over the regulation while the SS/TRK input continues to 115 mV above FB, and no longer controls the output voltage.

In all cases, to ensure that the output voltage accuracy is not compromised by the SS/TRK voltage being too close to the 0.8-V reference voltage, the final value of the SS/TRK voltage of the slave should be at least 100 mV above FB.

8.3.8 Voltage-Mode Control (COMP)

The LM5145-Q1 incorporates a voltage-mode control loop implementation with input voltage feedforward to eliminate the input voltage dependence of the PWM modulator gain. This configuration allows the controller to maintain stability throughout the entire input voltage operating range and provides optimal response to input voltage transient disturbances. The constant gain provided by the controller greatly simplifies loop compensation design because the loop characteristics remain constant as the input voltage changes, unlike a buck converter without voltage feedforward. An increase in input voltage is matched by a concomitant increase in ramp voltage amplitude to maintain constant modulator gain. The input voltage feedforward gain, k_{FF} , is 15, equivalent to the input voltage divided by the ramp amplitude, V_{IN}/V_{RAMP} . See $\pm 7 \ge 3 \ge 9.1.3$ for more detail.

8.3.9 Gate Drivers (LO, HO)

The LM5145-Q1 gate driver impedances are low enough to perform effectively in high output current applications where large die-size or paralleled MOSFETs with correspondingly large gate charge, Q_G , are used. Measured at V_{VCC} = 7.5 V, the low-side driver of the LM5145-Q1 has a low impedance pulldown path of 0.9 Ω to minimize the effect of dv/dt induced turn-on, particularly with low gate-threshold voltage MOSFETs. Similarly, the high-side driver has 1.5- Ω and 0.9- Ω pullup and pulldown impedances, respectively, for faster switching transition times, lower switching loss, and greater efficiency.




The high-side gate driver works in conjunction with an integrated bootstrap diode and external bootstrap capacitor, C_{BST} . When the low-side MOSFET conducts, the SW voltage is approximately at 0 V and C_{BST} is charged from VCC through the integrated boot diode. Connect a 0.1-µF or larger ceramic capacitor close to the BST and SW pins.

Furthermore, there is a proprietary adaptive dead-time control on both switching edges to prevent shoot-through and cross-conduction, minimize body diode conduction time, and reduce body diode reverse recovery losses.

8.3.10 Current Sensing and Overcurrent Protection (ILIM)

The LM5145-Q1 implements a lossless current sense scheme designed to limit the inductor current during an overload or short-circuit condition. \boxtimes 8-8 portrays the popular current sense method using the on-state resistance of the low-side MOSFET. Meanwhile, \boxtimes 8-9 shows an alternative implementation with current shunt resistor, R_S. The LM5145-Q1 senses the inductor current during the PWM off-time (when LO is high).



The ILIM pin of the LM5145-Q1 sources a reference current that flows in an external resistor, designated R_{ILIM} , to program of the current limit threshold. A current limit comparator on the ILIM pin prevents further SW pulses if the ILIM pin voltage goes below GND. 🛛 8-10 shows the implementation.

Resistor R_{ILIM} is tied to SW to use the $R_{DS(on)}$ of the low-side MOSFET as a sensing element (termed $R_{DS(on)}$ mode). Alternatively, R_{ILIM} is tied to a shunt resistor connected at the source of the low-side MOSFET (termed R_{SENSE} mode). The LM5145-Q1 detects the appropriate mode at start-up and sets the source current amplitude and temperature coefficient (TC) accordingly.

The ILIM current with R_{DS-ON} sensing is 200 μ A at 27°C junction temperature and incorporates a TC of +4500 ppm/°C to generally track the $R_{DS(on)}$ temperature variation of the low-side MOSFET. Conversely, the ILIM current is a constant 100 μ A in R_{SENSE} mode. This controls the valley of the inductor current during a steady-state overload at the output. Depending on the chosen mode, select the resistance of R_{ILIM} using Equation 6.

$$\label{eq:RILIM} \textbf{R}_{\text{ILIM}} = \begin{cases} \frac{\textbf{I}_{\text{OUT}} - \Delta \textbf{I}_{L}/2}{\textbf{I}_{\text{RDSON}}} \cdot \textbf{R}_{\text{DS(on)Q2}}, & \textbf{R}_{\text{DS(on)}} \text{ sensing} \\ \\ \frac{\textbf{I}_{\text{OUT}} - \Delta \textbf{I}_{L}/2}{\textbf{I}_{\text{RS}}} \cdot \textbf{R}_{\text{S}}, & \text{shunt sensing} \end{cases}$$

where

- ΔI_L is the peak-to-peak inductor ripple current
- R_{DS(on)Q2} is the on-state resistance of the low-side MOSFET
- I_{RDSON} is the ILIM pin current in R_{DS-ON} mode
- R_S is the resistance of the current-sensing shunt element

(6)

• I_{RS} is the ILIM pin current in R_{SENSE} mode

Given the large voltage swings of ILIM in $R_{DS(on)}$ sensing mode, a capacitor designated C_{ILIM} connected from ILIM to PGND is essential to the operation of the valley current limit circuit. Choose this capacitance such that the time constant R_{ILIM} · C_{ILIM} is approximately 6 ns.





図 8-10. OCP Setpoint Defined by Current Source I_{RDSON} and Resistor R_{ILIM} in R_{DS-ON} Mode

Note that current sensing with a shunt component is typically implemented at lower output current levels to provide accurate overcurrent protection. Burdened by the unavoidable efficiency penalty, PCB layout, and additional cost implications, this configuration is not usually implemented in high-current applications (except where OCP setpoint accuracy and stability over the operating temperature range are critical specifications).



8.3.11 OCP Duty Cycle Limiter



In addition to valley current limiting, the LM5145-Q1 uses a proprietary duty-cycle limiter circuit to reduce the PWM on-time during an overcurrent condition. As shown in 🛛 8-10, an auxiliary PWM comparator along with a modulated CLAMP voltage limits how quickly the on-time increases in response to a large step in the COMP voltage that typically occurs with a voltage-mode control loop architecture.

As depicted in 🛛 8-11, the CLAMP voltage, V_{CLAMP}, is normally regulated above the COMP voltage to provide adequate headroom during a response to a load-on transient. If the COMP voltage rises quickly during an overloaded or shorted output condition, the on-time pulse terminates, thereby limiting the on-time and peak inductor current. Moreover, the CLAMP voltage is reduced if additional valley current limit events occur, further reducing the average output current. If the overcurrent condition exists for 128 continuous clock cycles, a hiccup event is triggered and SS is pulled low for 8192 clock cycles before a soft-start sequence is initiated.

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN/UVLO pin provides ON / OFF control for the LM5145-Q1. When the EN/UVLO voltage is below 0.37 V (typical), the device is in shutdown mode. Both the internal bias supply LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 13.5 μ A (typical) at V_{IN} = 48 V. The LM5145-Q1 also includes undervoltage protection of the internal bias LDO. If the internal bias supply voltage is below its UVLO threshold level, the switching regulator remains off.

8.4.2 Standby Mode

The internal bias supply LDO has a lower enable threshold than the switching regulator. When the EN/UVLO voltage exceeds 0.42 V (typical) and is below the precision enable threshold (1.2 V typically), the internal LDO is on and regulating. Switching action and output voltage regulation are disabled in standby mode.

8.4.3 Active Mode

The LM5145-Q1 is in active mode when the VCC voltage is above its rising UVLO threshold of 5 V and the EN/UVLO voltage is above the precision EN threshold of 1.2 V. The simplest way to enable the LM5145-Q1 is to tie EN/UVLO to VIN. This allows self start-up of the LM5145-Q1 when the input voltage exceeds the VCC threshold plus the LDO dropout voltage from VIN to VCC.

8.4.4 Diode Emulation Mode

The LM5145-Q1 provides a diode emulation feature that can be enabled to prevent reverse (drain-to-source) current flow in the low-side MOSFET. When configured for diode emulation, the low-side MOSFET is switched off when reverse current flow is detected by sensing of the SW voltage using a zero-cross comparator. The benefit of this configuration is lower power loss at no-load and light-load conditions, the disadvantage being slower light-load transient response.

The diode emulation feature is configured with the SYNCIN pin. To enable diode emulation and thus achieve discontinuous conduction mode (DCM) operation at light loads, connect the SYNCIN pin to AGND or leave SYNCIN floating. If forced PWM (FPWM) continuous conduction mode (CCM) operation is desired, tie SYNCIN to VCC either directly or using a pullup resistor. Note that diode emulation mode is automatically engaged to prevent reverse current flow during a prebias start-up. A gradual change from DCM to CCM operation provides monotonic start-up performance.

8.4.5 Thermal Shutdown

The LM5145-Q1 includes an internal junction temperature monitor. If the temperature exceeds 175°C (typical), thermal shutdown occurs. When entering thermal shutdown, the device:

- 1. Turns off the high-side and low-side MOSFETs.
- 2. Pulls SS/TRK and PGOOD low.
- 3. Turns off the VCC regulator.
- 4. Initiates a soft-start sequence when the die temperature decreases by the thermal shutdown hysteresis of 20°C (typical).

This is a non-latching protection, and the device will cycle into and out of thermal shutdown if the fault persists.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Design and Implementation

To expedite the process of designing of a LM5145-Q1-based regulator for a given application, use the *LM5145-Q1 Quickstart Calculator* available as a free download, as well as numerous LM5145-Q1 reference designs populated in TI DesignsTM reference design library, or the designs provided in ± 222 9.2. The LM5145-Q1 is also WEBENCH[®] Designer enabled.

9.1.2 Power Train Components

Comprehensive knowledge and understanding of the power train components are key to successfully completing a synchronous buck regulator design.

9.1.2.1 Inductor

For most applications, choose an inductance such that the inductor ripple current, ΔI_L , is between 30% and 40% of the maximum DC output current at nominal input voltage. Choose the inductance using Equation 7 based on a peak inductor current given by Equation 8.

$$L_{F} = \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{\Delta I_{L} \cdot F_{SW}}\right)$$

$$I_{L(peak)} = I_{OUT} + \frac{\Delta I_{L}}{2}$$
(8)

Check the inductor data sheet to ensure that the saturation current of the inductor is well above the peak inductor current of a particular design. Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can then concentrate on copper loss and preventing saturation. Low inductor core loss is evidenced by reduced no-load input current and higher light-load efficiency. However, ferrite core materials exhibit a hard saturation characteristic and the inductance collapses abruptly when the saturation current is exceeded. This results in an abrupt increase in inductor ripple current, higher output voltage ripple, not to mention reduced efficiency and compromised reliability. Note that the saturation current of an inductor generally decreases as its core temperature increases. Of course, accurate overcurrent protection is key to avoiding inductor saturation.

9.1.2.2 Output Capacitors

Ordinarily, the output capacitor energy store of the regulator combined with the control loop response are prescribed to maintain the integrity of the output voltage within the dynamic (transient) tolerance specifications. The usual boundaries restricting the output capacitor in power management applications are driven by finite available PCB area, component footprint and profile, and cost. The capacitor parasitics—equivalent series resistance (ESR) and equivalent series inductance (ESL)—take greater precedence in shaping the load transient response of the regulator as the load step amplitude and slew rate increase.

The output capacitor, C_{OUT} , filters the inductor ripple current and provides a reservoir of charge for step-load transient events. Typically, ceramic capacitors provide extremely low ESR to reduce the output voltage ripple and noise spikes, while tantalum and electrolytic capacitors provide a large bulk capacitance in a relatively compact footprint for transient loading events.



Based on the static specification of peak-to-peak output voltage ripple denoted by ΔV_{OUT} , choose an output capacitance that is larger than that given by Equation 9.

$$C_{OUT} \ge \frac{\Delta I_{L}}{8 \cdot F_{SW} \sqrt{\Delta V_{OUT}^{2} - (R_{ESR} \cdot \Delta I_{L})^{2}}}$$
(9)

9-1 conceptually illustrates the relevant current waveforms during both load step-up and step-down transitions. As shown, the large-signal slew rate of the inductor current is limited as the inductor current ramps to match the new load-current level following a load transient. This slew-rate limiting exacerbates the deficit of charge in the output capacitor, which must be replenished as rapidly as possible during and after the load step-up transient. Similarly, during and after a load step-down transient, the slew rate limiting of the inductor current adds to the surplus of charge in the output capacitor that must be depleted as quickly as possible.




図 9-1. Load Transient Response Representation Showing C_{OUT} Charge Surplus or Deficit

In a typical regulator application of 48-V input to low output voltage (for example, 5 V), the load-off transient represents the worst case in terms of output voltage transient deviation. In that conversion ratio application, the steady-state duty cycle is approximately 10% and the large-signal inductor current slew rate when the duty cycle collapses to zero is approximately $-V_{OUT}/L$. Compared to a load-on transient, the inductor current takes much longer to transition to the required level. The surplus of charge in the output capacitor causes the output voltage to significantly overshoot. In fact, to deplete this excess charge from the output capacitor as quickly as possible, the inductor current must ramp below its nominal level following the load step. In this scenario, a large output capacitance can be advantageously employed to absorb the excess charge and limit the voltage overshoot.

To meet the dynamic specification of output voltage overshoot during such a load-off transient (denoted as $\Delta V_{OVERSHOOT}$ with step reduction in output current given by ΔI_{OUT}), the output capacitance should be larger than

$$C_{OUT} \ge \frac{L_{F} \cdot \Delta I_{OUT}^{2}}{\left(V_{OUT} + \Delta V_{OVERSHOOT}\right)^{2} - V_{OUT}^{2}}$$
(10)

The ESR of a capacitor is provided in the manufacturer's data sheet either explicitly as a specification or implicitly in the impedance vs. frequency curve. Depending on type, size and construction, electrolytic capacitors have significant ESR, 5 m Ω and above, and relatively large ESL, 5 nH to 20 nH. PCB traces contribute some parasitic resistance and inductance as well. Ceramic output capacitors, on the other hand, have low ESR and



ESL contributions at the switching frequency, and the capacitive impedance component dominates. However, depending on package and voltage rating of the ceramic capacitor, the effective capacitance can drop quite significantly with applied DC voltage and operating temperature.

Ignoring the ESR term in Equation 9 gives a quick estimation of the minimum ceramic capacitance necessary to meet the output ripple specification. One to four $47-\mu$ F, 10-V, X7R capacitors in 1206 or 1210 footprint is a common choice. Use Equation 10 to determine if additional capacitance is necessary to meet the load-off transient overshoot specification.

A composite implementation of ceramic and electrolytic capacitors highlights the rationale for paralleling capacitors of dissimilar chemistries yet complementary performance. The frequency response of each capacitor is accretive in that each capacitor provides desirable performance over a certain portion of the frequency range. While the ceramic provides excellent mid- and high-frequency decoupling characteristics with its low ESR and ESL to minimize the switching frequency output ripple, the electrolytic device with its large bulk capacitance provides low-frequency energy storage to cope with load transient demands.

9.1.2.3 Input Capacitors

Input capacitors are necessary to limit the input ripple voltage to the buck power stage due to switchingfrequency AC currents. TI recommends using X5R or X7R dielectric ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the drain of the high-side MOSFET and the source of the low-side MOSFET. The input capacitor RMS current is given by Equation 11.

$$I_{CIN,rms} = \sqrt{D \cdot \left(I_{OUT}^{2} \cdot (1-D) + \frac{\Delta I_{L}^{2}}{12}\right)}$$
(11)

The highest input capacitor RMS current occurs at D = 0.5, at which point the RMS current rating of the capacitors should be greater than half the output current.

Ideally, the DC component of input current is provided by the input voltage source and the AC component by the input filter capacitors. Neglecting inductor ripple current, the input capacitors source current of amplitude ($I_{OUT} - I_{IN}$) during the D interval and sinks I_{IN} during the 1–D interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. It follows that the resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, the peak-to-peak ripple voltage amplitude is given by Equation 12.

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1 - D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR}$$
(12)

The input capacitance required for a particular load current, based on an input voltage ripple specification of ΔV_{IN} , is given by Equation 13.

$$C_{IN} \ge \frac{D \cdot (1 - D) \cdot I_{OUT}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT})}$$
(13)

Low-ESR ceramic capacitors can be placed in parallel with higher valued bulk capacitance to provide optimized input filtering for the regulator and damping to mitigate the effects of input parasitic inductance resonating with high-Q ceramics. One bulk capacitor of sufficiently high current rating and two or three 2.2- μ F 100-V X7R ceramic decoupling capacitors are usually sufficient. Select the input bulk capacitor based on its ripple current rating and operating temperature.

9.1.2.4 Power MOSFETs

The choice of power MOSFETs has significant impact on DC/DC regulator performance. A MOSFET with low on-state resistance, R_{DS(on)}, reduces conduction loss, whereas low parasitic capacitances enable faster



transition times and reduced switching loss. Normally, the lower the $R_{DS(on)}$ of a MOSFET, the higher the gate charge and output charge (Q_G and Q_{OSS} respectively), and vice versa. As a result, the product $R_{DS(on)} \times Q_G$ is commonly specified as a MOSFET figure-of-merit. Low thermal resistance ensures that the MOSFET power dissipation does not result in excessive MOSFET die temperature.

The main parameters affecting power MOSFET selection in a LM5145-Q1 application are as follows:

- R_{DS(on)} at V_{GS} = 7.5 V
- Drain-source voltage rating, BV_{DSS}, typically 60 V, 80 V, or 100 V, depending on maximum input voltage
- Gate charge parameters at V_{GS} = 7.5 V
- Output charge, Q_{OSS}, at the relevant input voltage
- Body diode reverse recovery charge, Q_{RR}
- Gate threshold voltage, V_{GS(th)}, derived from the Miller plateau evident in the Q_G versus V_{GS} plot in the MOSFET data sheet. With a Miller plateau voltage typically in the range of 2 V to 5 V, the 7.5-V gate drive amplitude of the LM5145-Q1 provides an adequately-enhanced MOSFET when on and a margin against Cdv/dt shoot-through when off.

The MOSFET-related power losses are summarized by the equations presented in $\frac{1}{5}$ 9-1, where suffixes 1 and 2 represent high-side and low-side MOSFET parameters, respectively. While the influence of inductor ripple current is considered, second-order loss modes, such as those related to parasitic inductances and SW node ringing, are not included. Consult the *LM5145-Q1 Quickstart Calculator* to assist with power loss calculations.

| POWER LOSS MODE | HIGH-SIDE MOSFET | LOW-SIDE MOSFET | |
|--|---|--|--|
| MOSFET conduction ⁽²⁾ (3) | $P_{cond1} = D \cdot \left(I_{OUT}^{2} + \frac{\Delta I_{L}^{2}}{12} \right) \cdot R_{DS(on)1}$ | $P_{cond2} = D' \cdot \left(I_{OUT}^{2} + \frac{\Delta I_{L}^{2}}{12} \right) \cdot R_{DS(on)2}$ | |
| MOSFET switching | $P_{sw1} = \frac{V_{IN} \cdot F_{SW}}{2} \Biggl[\left(I_{OUT} - \frac{\Delta I_L}{2} \right) \cdot t_R + \left(I_{OUT} + \frac{\Delta I_L}{2} \right) \cdot t_F \Biggr]$ | Negligible | |
| MOSFET gate drive ⁽¹⁾ | $\mathbf{P}_{\text{Gate1}} = \mathbf{V}_{\text{CC}} \cdot \mathbf{F}_{\text{SW}} \cdot \mathbf{Q}_{\text{G1}}$ | $P_{Gate2} = V_{CC} \cdot F_{SW} \cdot Q_{G2}$ | |
| MOSFET output charge ⁽⁴⁾ P _{Coss} = F | | $Q_{oss2} + E_{oss1} - E_{oss2}$ | |
| Body diode conduction | N/A | $P_{cond_{BD}} = V_{F} \cdot F_{SW} \Bigg[\Bigg(I_{OUT} + \frac{\Delta I_{L}}{2} \Bigg) \cdot t_{dt1} + \Bigg(I_{OUT} - \frac{\Delta I_{L}}{2} \Bigg) \cdot t_{dt2} \Bigg]$ | |
| Body diode reverse recovery ⁽⁵⁾ | $P_{RR} = V_{IN} \cdot F_{SW} \cdot Q_{RR2}$ | | |

表 9-1. Buck Regulator MOSFET Power Losses

(1) Gate drive loss is apportioned based on the internal gate resistance of the MOSFET, externally-added series gate resistance and the relevant gate driver resistance of the LM5145-Q1.

(2) MOSFET R_{DS(on)} has a positive temperature coefficient of approximately 4500 ppm/°C. The MOSFET junction temperature, T_J, and its rise over ambient temperature is dependent upon the device total power dissipation and its thermal impedance. When operating at or near minimum input voltage, ensure that the MOSFET R_{DS(on)} is rated at V_{GS} = 4.5 V.

(3) D' = 1-D is the duty cycle complement.

(4) MOSFET output capacitances, C_{oss1} and C_{oss2}, are highly non-linear with voltage. These capacitances are charged losslessly by the inductor current at high-side MOSFET turn-off. During turn-on, however, a current flows from the input to charge C_{oss2} of the low-side MOSFET. E_{oss1}, the energy of C_{oss1}, is dissipated at turnon, but this is offset by the stored energy E_{oss2} on C_{oss2}.

(5) MOSFET body diode reverse recovery charge, Q_{RR}, depends on many parameters, particularly forward current, current transition speed, and temperature.

The high-side (control) MOSFET carries the inductor current during the PWM on-time (or D interval) and typically incurs most of the switching losses. It is therefore imperative to choose a high-side MOSFET that balances conduction and switching loss contributions. The total power dissipation in the high-side MOSFET is the sum of the losses due to conduction, switching (voltage-current overlap), output charge, and typically two-thirds of the net loss attributed to body diode reverse recovery.

The low-side (synchronous) MOSFET carries the inductor current when the high-side MOSFET is off (or 1–D interval). The low-side MOSFET switching loss is negligible as it is switched at zero voltage – current just commutates from the channel to the body diode or vice versa during the transition deadtimes. The LM5145-Q1,



with its adaptive gate drive timing, minimizes body diode conduction losses when both MOSFETs are off. Such losses scale directly with switching frequency.

In high step-down ratio applications, the low-side MOSFET carries the current for a large portion of the switching period. Therefore, to attain high efficiency, it is critical to optimize the low-side MOSFET for low $R_{DS(on)}$. In cases where the conduction loss is too high or the target $R_{DS(on)}$ is lower than available in a single MOSFET, connect two low-side MOSFETs in parallel. The total power dissipation of the low-side MOSFET is the sum of the losses due to channel conduction, body diode conduction, and typically one-third of the net loss attributed to body diode reverse recovery. The LM5145-Q1 is well suited to drive TI's portfolio of NexFET[™] power MOSFETs.

9.1.3 Control Loop Compensation

The poles and zeros inherent to the power stage and compensator are respectively illustrated by red and blue dashed rings in the schematic embedded in $\frac{1}{5}$ 9-2. The compensation network typically employed with voltage-mode control is a Type-III circuit with three poles and two zeros. One compensator pole is located at the origin to realize high DC gain. The normal compensation strategy uses two compensator zeros to counteract the LC double pole, one compensator pole located to nullify the output capacitor ESR zero, with the remaining compensator pole located at one-half switching frequency to attenuate high frequency noise. The resistor divider network to FB determines the desired output voltage. Note that the lower feedback resistor, R_{FB2}, has no impact on the control loop from an AC standpoint because the FB node is the input to an error amplifier and is effectively at AC ground. Hence, the control loop is designed irrespective of output voltage level. The proviso here is the necessary output capacitance derating with bias voltage and temperature.




表 9-2. Buck Regulator Poles and Zeros

(1) R_{ESR} represents the ESR of the output capacitor C_{OUT} .

(2) $R_{DAMP} = D \cdot R_{DS(on)high-side} + (1-D) \cdot R_{DS(on)low-side} + R_{DCR}$, shown as a lumped element in the schematic, represents the effective series damping resistance.

The small-signal open-loop response of a buck regulator is the product of modulator, power train and compensator transfer functions. The power stage transfer function can be represented as a complex pole pair



associated with the output LC filter and a zero related to the ESR of the output capacitor. The DC (and low frequency) gain of the modulator and power stage is V_{IN}/V_{RAMP} . The gain from COMP to the average voltage at the input of the LC filter is held essentially constant by the PWM line feedforward feature of the LM5145-Q1 (15 V/V or 23.5 dB).


Complete expressions for small-signal frequency analysis are presented in 表 9-3. The transfer functions are denoted in normalized form. While the loop gain is of primary importance, a regulator is not specified directly by its loop gain but by its performance related characteristics, namely closed-loop output impedance and audio susceptibility.


| TRANSFER FUNCTION | EXPRESSION |
|--|--|
| Open-loop transfer function | $T_{v}(s) = \frac{\hat{v}_{comp}(s)}{\hat{v}_{o}(s)} \cdot \frac{\hat{v}_{o}(s)}{\hat{d}(s)} \cdot \frac{\hat{d}(s)}{\hat{v}_{comp}(s)} = G_{c}(s) \cdot G_{vd}(s) \cdot F_{M}$ |
| Duty-cycle-to-output transfer function | $G_{vd}(s) = \frac{\hat{v}_{o}(s)}{\hat{d}(s)} \Big _{\substack{\hat{v}_{in}(s)=0\\\hat{i}_{o}(s)=0}} = V_{IN} \frac{1 + \frac{s}{\omega_{ESR}}}{1 + \frac{s}{Q_{o}\omega_{o}} + \frac{s^{2}}{\omega_{o}^{2}}}$ $(1 - \frac{\omega_{TI}}{\omega_{o}})(1 - \frac{s}{\omega_{o}})$ |
| Compensator transfer function ⁽¹⁾ | $G_{c}(s) = \frac{\hat{v}_{comp}(s)}{\hat{v}_{o}(s)} = K_{mid} \frac{\left(1 + \frac{21}{s}\right)\left(1 + \frac{1}{\omega_{z2}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right)\left(1 + \frac{s}{\omega_{p2}}\right)}$ |
| Modulator transfer function | $F_{M} = \frac{\hat{d}(s)}{\hat{v}_{comp}(s)} = \frac{1}{V_{RAMP}}$ |

| 売 c | 1.3 | Buck | Regulator | Small- | Signal | Analysis | |
|-----|-----|------|-----------|--------|--------|-----------------|--|

(1) K_{mid} = R_{C1}/R_{FB1} is the mid-band gain of the compensator. By expressing one of the compensator zeros in inverted zero format, the mid-band gain is denoted explicitly.

 \boxtimes 9-2 shows the open-loop response gain and phase. The poles and zeros of the system are marked with x and o symbols, respectively, and a + symbol indicates the crossover frequency. When plotted on a log (dB) scale, the open-loop gain is effectively the sum of the individual gain components from the modulator, power stage, and compensator (see \boxtimes 9-3). The open-loop response of the system is measured experimentally by breaking the loop, injecting a variable-frequency oscillator signal, and recording the ensuing frequency response using a network analyzer setup.







If the pole located at ω_{p1} cancels the zero located at ω_{ESR} and the pole at ω_{p2} is located well above crossover, the expression for the loop gain, $T_v(s)$ in $\frac{1}{5}$ 9-3, can be manipulated to yield the simplified expression given in Equation 14.

$$T_{v}(s) = R_{C1} \cdot C_{C3} \cdot \frac{V_{IN}}{V_{RAMP}} \cdot \frac{\omega_{o}^{2}}{s}$$
(14)

Essentially, a multi-order system is reduced to a single-order approximation by judicious choice of compensator components. A simple solution for the crossover frequency (denoted as f_c in \boxtimes 9-2) with Type-III voltage-mode compensation is derived as shown in Equation 15 and Equation 16.

$$\omega_{c} = 2\pi \cdot f_{c} = \omega_{o} \cdot K_{mid} \cdot \frac{V_{IN}}{V_{RAMP}}$$
(15)




図 9-3. Buck Regulator Constituent Gain Components

The loop crossover frequency is usually selected between one-tenth to one-fifth of switching frequency. Inserting an appropriate crossover frequency into Equation 16 gives a target for the mid-band gain of the compensator, K_{mid} . Given an initial value for R_{FB1} , R_{FB2} is then selected based on the desired output voltage. Values for R_{C1} , R_{C2} , C_{C1} , C_{C2} , and C_{C3} are calculated from the design expressions listed in $\frac{1}{5}$ 9-4, with the premise that the compensator poles and zeros are set as follows: $\omega_{z1} = 0.5 \cdot \omega_o$, $\omega_{z2} = \omega_o$, $\omega_{p1} = \omega_{SW}/2$, and $\omega_{p2} = \omega_{ESR}$.

| RESISTORS | CAPACITORS |
|--|---|
| $R_{FB2} = \frac{R_{FB1}}{\left(V_{OUT}/V_{REF}\right) - 1}$ | $\mathbf{C}_{C1} = \frac{1}{\omega_{Z1} \cdot \mathbf{R}_{C1}}$ |
| $R_{C1} = K_{mid} \cdot R_{FB1}$ | $C_{C2} = \frac{1}{\omega_{p1} \cdot R_{C1}}$ |
| $R_{C2} = \frac{1}{\omega_{p2} \cdot C_{C3}}$ | $C_{C3} = \frac{1}{\omega_{z2} \cdot R_{FB1}}$ |



Referring to the bode plot in \boxtimes 9-2, the phase margin, indicated as ϕ_M , is the difference between the loop phase and -180° at crossover. A target of 50° to 70° for this parameter is considered ideal. Additional phase boost is dialed in by locating the compensator zeros at a frequency lower than the LC double pole. This helps mitigate the phase dip associated with the LC filter, particularly at light loads when the Q-factor is higher and the phase dip becomes especially prominent. The ramification of low phase in the frequency domain is an under-damped transient response in the time domain.

The power supply designer now has all the necessary expressions to optimally position the loop crossover frequency while maintaining adequate phase margin over the required line, load and temperature operating ranges. The *LM5145-Q1 Quickstart Calculator* is available to expedite these calculations and to adjust the bode plot as needed.


9.1.4 EMI Filter Design

Switching regulators exhibit negative input impedance, which is lowest at the minimum input voltage. An underdamped LC filter exhibits a high output impedance at the resonant frequency of the filter. For stability, the filter output impedance must be less than the absolute value of the converter input impedance.

$$Z_{IN} = \left| -\frac{V_{IN(min)}^2}{P_{IN}} \right|$$
(17)

The EMI filter design steps are as follows:

- Calculate the required attenuation of the EMI filter at the switching frequency, where C_{IN} represents the existing capacitance at the input of the switching converter.
- Input filter inductor L_{IN} is usually selected between 1 μH and 10 μH, but it can be lower to reduce losses in a high current design.
- Calculate input filter capacitor C_F.





By calculating the first harmonic current from the Fourier series of the input current waveform and multiplying it by the input impedance (the impedance is defined by the existing input capacitor C_{IN}), a formula is derived to obtain the required attenuation as shown by Equation 18.

$$Attn = 20 \log \left(\frac{I_{L(PEAK)}}{\pi^2 \cdot F_{SW} \cdot C_{IN}} \cdot \sin(\pi \cdot D_{MAX}) \cdot \frac{1}{1 \, \mu V} \right) - V_{MAX}$$
(18)

where

+ V_{MAX} is the noise specification in dBµV from the applicable EMI standard, for example CISPR 25 Class 5

CIN is the existing input capacitance of the buck regulator



- D_{MAX} is the maximum duty cycle
- I_{PEAK} is the peak inductor current

For filter design purposes, the current at the input can be modeled as a square-wave. Determine the EMI filter capacitance C_F from Equation 19.

$$C_{F} = \frac{1}{L_{IN}} \left(\frac{\frac{|Attn|}{40}}{2\pi \cdot F_{SW}} \right)^{2}$$
(19)

Adding an input filter to a switching regulator modifies the control-to-output transfer function. The output impedance of the filter must be sufficiently small such that the input filter does not significantly affect the loop gain of the buck converter. The impedance peaks at the filter resonant frequency. The resonant frequency of the filter is given by Equation 20.

$$f_{\rm res} = \frac{1}{2\pi \cdot \sqrt{L_{\rm IN} \cdot C_{\rm F}}}$$
(20)

The purpose of R_D is to reduce the peak output impedance of the filter at the resonant frequency. Capacitor C_D blocks the DC component of the input voltage to avoid excessive power dissipation in R_D. Capacitor C_D must have lower impedance than R_D at the resonant frequency with a capacitance value greater than that of the input capacitor C_{IN}. This prevents C_{IN} from interfering with the cutoff frequency of the main filter. Added damping is needed when the output impedance of the filter is high at the resonant frequency (Q of filter formed by L_{IN} and C_{IN} is too high). An electrolytic capacitor C_D can be used for damping with a value given by Equation 21.

$$C_{\rm D} \ge 4 \cdot C_{\rm IN} \tag{21}$$

Select the damping resistor R_D using Equation 22.

$$R_{D} = \sqrt{\frac{L_{IN}}{C_{IN}}}$$

(22)



9.2 Typical Applications

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation and test results of an LM5145-Q1-powered implementation, see *TI Designs* reference design library.

9.2.1 Design 1 – 12-A High-Efficiency Synchronous Buck DC/DC Regulator for Automotive Applications

▶ 9-5 shows the schematic diagram of a 5-V, 12-A buck regulator with a switching frequency of 300 kHz. In this example, the target efficiencies are 94% and 92% at input voltages of 24 V and 48 V, respectively. The input UVLO is set to turn on and off at 8 V and 7 V, respectively. The switching frequency is set by means of a synchronization input signal at 300 kHz, and the free-running switching frequency (in the event that the synchronization signal is removed) is set at 250 kHz by resistor R_{RT}. In terms of control loop performance, the target loop crossover frequency is 40 kHz with a phase margin greater than 50°. The output voltage soft-start time is 6 ms.




図 9-5. Application Circuit 1 With LM5145-Q1 48-V to 5-V, 12-A Buck Regulator at 300 kHz

Note

This and subsequent design examples are provided herein to showcase the LM5145-Q1 controller in several different applications. Depending on the source impedance of the input supply bus, an electrolytic capacitor may be required at the input to ensure stability, particularly at low input voltage and high output current operating conditions. See $\pm 22 \ge 10$ for more detail.



9.2.1.1 Design Requirements

The intended input, output, and performance-related parameters pertinent to this design example are shown in 表 9-5.

| DESIGN PARAMETER | VALUE | | | |
|---------------------------------------|-----------------|--|--|--|
| Input voltage range (steady state) | 8 V to 72 V | | | |
| Input transient voltage (peak) | 75 V | | | |
| Output voltage and current | 5 V, 12 A | | | |
| Input voltage UVLO thresholds | 8 V on, 7 V off | | | |
| Switching frequency (SYNC in) | 300 kHz | | | |
| Output voltage regulation | ±1% | | | |
| Load transient peak voltage deviation | < 100 mV | | | |
| | | | | |

| 表 9-5. De | esign Par | ameters |
|-----------|-----------|---------|
|-----------|-----------|---------|

9.2.1.2 Detailed Design Procedure

The design procedure for an LM5145-Q1 based regulator for a given application is streamlined by using the *LM5145-Q1 Quickstart Calculator* available as a free download, or by availing of TI's WEBENCH[®] Power Designer. Such tools are complemented by the availability of LM5145 and LM5146-Q1 evaluation module (EVM) designs, numerous PSPICE models, as well as several LM5145-Q1 reference designs populated in the TI Designs reference design library.

The selected buck converter powertrain components are cited in $\frac{1}{8}$ 9-6, and many of the components are available from multiple vendors. The MOSFETs in particular are chosen for both lowest conduction and switching power loss, as discussed in detail in $\frac{1}{2}9.1.2.4$.

The current limit setpoint in this design is set at 19 A based on the resistor R_{ILIM} and the 6-m Ω $R_{DS(on)}$ of the low-side MOSFET (typical at T_J = 25°C and V_{GS} = 7.5 V). This design uses a low-DCR, metal-powder inductor, and all-ceramic output capacitor implementation.

| REFERENCE DESIGNATOR | QTY | SPECIFICATION | MANUFACTURER | PART NUMBER |
|-------------------------|--|--|-------------------|--------------------|
| | | | TDK | CGA6M3X7S2A475K200 |
| C _{IN} | 6 | 4.7 μF, 100 V, X7S, 1210, ceramic, AEC-Q200 | Murata | GCM32DC72A475KE02L |
| | | | Taiyo Yuden | HMK325C7475MMHPE |
| | | 47 μF, 6.3 V, X7R, 1210, ceramic, AEC-Q200 | Murata | GCM32ER70J476KE19L |
| C _{OUT} 5 | | 47μ r, 0.5 V, X/R, 1210, ceramic, AEC-Q200 | Taiyo Yuden | JMK325B7476KMHTR |
| | | 47 µF, 6.3 V, X7S, 1210, ceramic, AEC-Q200 | TDK | CGA6P1X7S0J476M |
| | | 3.3 μH, 6.25 mΩ, 19 A, 10.85 × 10.0 × 5.2 mm, AEC-Q200 | Cyntec | VCHA105D-3R3M |
| L _F | 1 | 3.3 μH, 5.8 mΩ, 28.6 A, 10.5 × 10.0 × 6.5 mm, AEC-Q200 | TDK | SPM10065VTT-3R3M-D |
| | 3.3 μH, 6.0 mΩ, 17 A, 10.9 × 10.0 × 6.0 mm | | Panasonic | ETQP6M3R3YLC |
| Q ₁ | 1 | 100 V, 22 mΩ, MOSFET, SON 5 × 6, AEC-Q101 | Onsemi | NVMFS6B25NL |
| Q ₂ | 1 | 100 V, 6 mΩ, MOSFET, SON 5 × 6, AEC-Q101 | Onsemi | FDWS86068-F085 |
| U ₁ | 1 | Wide V _{IN} synchronous buck controller, AEC-Q100 | Texas Instruments | LM5145QRGYRQ1 |

9.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5145-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.



The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues


Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.2.2 Custom Design With Excel Quickstart Tool


Select components based on the regulator specifications using the *LM5145-Q1 Quickstart Calculator* available for download from the product folder.



9.2.1.3 Application Curves









9.2.2 Design 2 – High Density, 12-V, 8-A Rail From 48-V Automotive Battery Power

図 9-16 shows the schematic diagram of a 400-kHz, 12-V output, 8-A synchronous buck regulator intended for 48-V automotive battery applications.




図 9-16. Application Circuit 2 With LM5145-Q1 48-V to 12-A Synchronous Buck Regulator at 400 kHz

9.2.2.1 Design Requirements

The required input, output, and performance parameters for this application example are shown in 表 9-7.

| DESIGN PARAMETER | VALUE | | | | | | |
|--|-------------------|--|--|--|--|--|--|
| Input voltage range (steady state) | 14 V to 72 V | | | | | | |
| Input transient voltage (peak) | 75 V | | | | | | |
| Output voltage and current | 12 V, 8 A | | | | | | |
| Input UVLO thresholds | 14 V on, 13 V off | | | | | | |
| Switching frequency | 400 kHz | | | | | | |
| Output voltage regulation | ±1% | | | | | | |
| Load transient peak voltage deviation, 4-A load step | < 120 mV | | | | | | |
| | | | | | | | |

表 9-7. Design Parameters

9.2.2.2 Detailed Design Procedure

A high power density, high-efficiency regulator solution uses automotive grade 100-V power MOSFETs in SON 5-mm × 6-mm packages, together with a low-DCR inductor and all-ceramic capacitor design. The design occupies a footprint of 30 mm × 15 mm on a single-sided PCB. The overcurrent (OC) setpoint in this design is set at 12 A based on the resistor R_{ILIM} and the 10-m Ω $R_{DS(on)}$ of the low-side MOSFET (typical at $T_J = 25^{\circ}C$ and



 V_{GS} = 10 V). The 12-V output is connected to VCC through a diode, D1, to reduce IC bias power dissipation at high input voltages.


The selected buck converter powertrain components are cited in $\frac{1}{5}$ 9-8, including power MOSFETs, buck inductor, input and output capacitors, and ICs. Using the *LM5145-Q1 Quickstart Calculator*, compensation components are selected based on a target loop crossover frequency of 40 kHz and phase margin greater than 55°. The output voltage soft-start time is 6 ms based on the selected soft-start capacitance, C_{SS}, of 47 nF.

| REFERENCE DESIGNATOR | QTY | SPECIFICATION | MANUFACTURER | PART NUMBER | | | |
|-------------------------|-----|--|-------------------|-------------------|---|---|-----|
| | | 2.2 μF, 100 V, X7R, 1210, ceramic, AEC-Q200 | TDK | CGA6N3X7R2A225K | | | |
| C _{IN} | 5 | 2.2 μr, 100 V, X/R, 1210, ceramic, AEC-Q200 | Taiyo Yuden | HMK325B7225KM-P | | | |
| | | 2.2 μF, 100 V, X7S, 1206, ceramic, AEC-Q200 | Murata | GCM31CC72A225KE02 | | | |
| | 5 | | TDK | CGA6P3X7R1E226M | | | |
| C _{OUT} | | 22 μF, 25 V, X7R, 1210, ceramic, AEC-Q200 | Murata | GCM32EC71E226KE36 | | | |
| | | | Taiyo Yuden | TMK325B7226KMHT | | | |
| 1 | 1 | 6.8 μH, 12 mΩ, 13.3 A, 10.85 × 10.0 × 5.2 mm, AEC-Q200 | Cyntec | VCHA105D-6R8MS6 | | | |
| L _F | | ' | I | I | I | 6.8 μH, 13.3 mΩ, 21.4 A, 10.5 × 10.0 × 6.5 mm, AEC-Q200 | TDK |
| Q ₁ | 1 | 100 V, 22 mΩ, MOSFET, SON 5 × 6, AEC-Q101 | Onsemi | NVMFS6B25NLT1G | | | |
| Q ₂ | 1 | 100 V, 10 mΩ, MOSFET, SON 5 × 6, AEC-Q101 | Onsemi | NVMFS6B14NLT1G | | | |
| U ₁ | 1 | Wide V _{IN} synchronous buck controller, AEC-Q100 | Texas Instruments | LM5145QRGYRQ1 | | | |


As shown in \boxtimes 9-16, a 2.2- Ω resistor in series with C_{BST} is used to slow the turn-on transition of the high-side MOSFET, reducing the spike amplitude and ringing of the SW node voltage and minimizing the possibility of Cdv/dt-induced shoot-through of the low-side MOSFET. If needed, place an RC snubber (for example, 2.2 Ω and 100 pF) close to the drain (SW node) and source (PGND) terminals of the low-side MOSFET to further attenuate any SW node voltage overshoot and/or ringing. Please refer to the application note *Reduce Buck Converter EMI* and *Voltage Stress by Minimizing Inductive Parasitics* for more detail.




9.2.2.3 Application Curves













10 Power Supply Recommendations

The LM5145-Q1 buck controller is designed to operate from a wide input voltage range from 5.5 V to 75 V. The characteristics of the input supply must be compatible with the *Absolute Maximum Ratings* and *Recommended Operating Conditions*. In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with \pm 23.

$$I_{\rm IN} = \frac{V_{\rm OUT} \cdot I_{\rm OUT}}{V_{\rm IN} \cdot \eta}$$
(23)

where

• η is the efficiency

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables may have an adverse affect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the regulator is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10 μ F to 47 μ F is usually sufficient to provide input damping and helps to hold the input voltage steady during large load transients.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The application report *Simple Success with Conducted EMI for DC-DC Converters* (SNVA489) provides helpful suggestions when designing an input filter for any switching regulator.



11 Layout

11.1 Layout Guidelines

Proper PCB design and layout is important in a high-current, fast-switching circuits (with high current and voltage slew rates) to assure appropriate device operation and design robustness. As expected, certain issues must be considered before designing a PCB layout using the LM5145-Q1. The high-frequency power loop of the buck converter power stage is denoted by #1 in the shaded area of \boxtimes 11-1. The topological architecture of a buck converter means that particularly high di/dt current flows in the components of loop 1, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing its effective loop area. Also important is the gate drive loops of the low-side and high-side MOSFETs, denoted by 2 and 3, respectively, in \boxtimes 11-1.




図 11-1. DC-DC Regulator Ground System With Power Stage and Gate Drive Circuit Switching Loops

11.1.1 Power Stage Layout

- 1. Input capacitors, output capacitors, and MOSFETs are the constituent components of the power stage of a buck regulator and are typically placed on the top side of the PCB (solder side). The benefits of convective heat transfer are maximized because of leveraging any system-level airflow. In a two-sided PCB layout, small-signal components are typically placed on the bottom side (component side). insert at least one inner plane, connected to ground, to shield and isolate the small-signal traces from noisy power traces and lines.
- 2. The DC/DC converter has several high-current loops. Minimize the area of these loops in order to suppress generated switching noise and parasitic loop inductance and optimize switching performance.
 - Loop #1: The most important loop to minimize the area of is the path from the input capacitor or capacitors through the high- and low-side MOSFETs, and back to the capacitor or capacitors through the ground connection. Connect the input capacitor or capacitors negative terminal close to the source of the low-side MOSFET (at ground). Similarly, connect the input capacitor or capacitors positive terminal close to the drain of the high-side MOSFET (at VIN). Refer to loop #1 of 🛛 11-1.
 - Another loop, not as critical though as loop #1, is the path from the low-side MOSFET through the inductor and output capacitor(s), and back to source of the low-side MOSFET through ground. Connect the source of the low-side MOSFET and negative terminal of the output capacitor or capacitors at ground as close as possible.
- 3. The PCB trace defined as SW node, which connects to the source of the high-side (control) MOSFET, the drain of the low-side (synchronous) MOSFET and the high-voltage side of the inductor, must be short and wide. However, the SW connection is a source of injected EMI and thus must not be too large.
- 4. Follow any layout considerations of the MOSFETs as recommended by the MOSFET manufacturer, including pad geometry and solder paste stencil design.



5. The SW pin connects to the switch node of the power conversion stage and acts as the return path for the high-side gate driver. The parasitic inductance inherent to loop #1 in ⊠ 11-1 and the output capacitance (C_{OSS}) of both power MOSFETs form a resonant circuit that induces high frequency (> 100 MHz) ringing on the SW node. The voltage peak of this ringing, if not controlled, can be significantly higher than the input voltage. Ensure that the peak ringing amplitude does not exceed the absolute maximum rating limit for the SW pin. In many cases, a series resistor and capacitor snubber network connected from the SW node to GND damps the ringing and decreases the peak amplitude. Provide provisions for snubber network components in the PCB layout. If testing reveals that the ringing amplitude at the SW pin is excessive, then include snubber components as needed.

11.1.2 Gate Drive Layout

The LM5145-Q1 high-side and low-side gate drivers incorporate short propagation delays, adaptive dead-time control and low-impedance output stages capable of delivering large peak currents with very fast rise and fall times to facilitate rapid turnon and turnoff transitions of the power MOSFETs. Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled.

Minimization of stray or parasitic gate loop inductance is key to optimizing gate drive switching performance, whether it be series gate inductance that resonates with MOSFET gate capacitance or common source inductance (common to gate and power loops) that provides a negative feedback component opposing the gate drive command, thereby increasing MOSFET switching times. The following loops are important:

- Loop 2: high-side MOSFET, Q₁. During the high-side MOSFET turnon, high current flows from the bootstrap (boot) capacitor through the gate driver and high-side MOSFET, and back to the negative terminal of the boot capacitor through the SW connection. Conversely, to turn off the high-side MOSFET, high current flows from the gate of the high-side MOSFET through the gate driver and SW, and back to the source of the high-side MOSFET through the SW trace. Refer to loop #2 of ⊠ 11-1.
- Loop 3: low-side MOSFET, Q₂. During the low-side MOSFET turn-on, high current flows from the VCC decoupling capacitor through the gate driver and low-side MOSFET, and back to the negative terminal of the capacitor through ground. Conversely, to turn off the low-side MOSFET, high current flows from the gate of the low-side MOSFET through the gate driver and GND, and back to the source of the low-side MOSFET through ground. Refer to loop #3 of ⊠ 11-1.

TI strongly recommends following circuit layout guidelines when designing with high-speed MOSFET gate drive circuits.

- Connections from gate driver outputs, HO and LO, to the respective gate of the high-side or low-side MOSFET must be as short as possible to reduce series parasitic inductance. Use 0.65 mm (25 mils) or wider traces. Use a via or vias, if necessary, of at least 0.5 mm (20 mils) diameter along these traces. Route HO and SW gate traces as a differential pair from the LM5145-Q1 to the high-side MOSFET, taking advantage of flux cancellation.
- 2. Minimize the current loop path from the VCC and BST pins through their respective capacitors as these provide the high instantaneous current, up to 3.5 A, to charge the MOSFET gate capacitances. Specifically, locate the bootstrap capacitor, C_{BST}, close to the BST and SW pins of the LM5145-Q1 to minimize the area of loop #2 associated with the high-side driver. Similarly, locate the VCC capacitor, C_{VCC}, close to the VCC and PGND pins of the LM5145-Q1 to minimize the area of loop #3 associated with the low-side driver.
- 3. Placing a 2-Ω to 10-Ω resistor in series with the boot capacitor, as shown in ⊠ 9-16, slows down the high-side MOSFET turn-on transition, serving to reduce the voltage ringing and peak amplitude at the SW node at the expense of increased MOSFET turnon power loss.

11.1.3 PWM Controller Layout

With the proviso to locate the controller as close as possible to the MOSFETs to minimize gate driver trace runs, the components related to the analog and feedback signals, current limit setting, and temperature sense are considered in the following:

- 1. Separate power and signal traces, and use a ground plane to provide noise shielding.
- 2. Place all sensitive analog traces and components such as COMP, FB, RT, ILIM, and SS/TRK away from high-voltage switching nodes such as SW, HO, LO, or BST to avoid mutual coupling. Use an internal layer or



layers as a ground plane or ground planes. Pay particular attention to shielding the feedback (FB) trace from power traces and components.

- 3. The upper feedback resistor can be connected directly to the output voltage sense point at the load device or the bulk capacitor at the converter side.
- 4. Connect the ILIM setting resistor from the drain of the low-side MOSFET to ILIM and make the connections as close as possible to the LM5145-Q1. The trace from the ILIM pin to the resistor must avoid coupling to a high-voltage switching net.
- 5. Minimize the loop area from the VCC and VIN pins through their respective decoupling capacitors to the GND pin. Locate these capacitors as close as possible to the LM5145-Q1.

11.1.4 Thermal Design and Layout

The useful operating temperature range of a PWM controller with integrated gate drivers and bias supply LDO regulator is greatly affected by:

- Average gate drive current requirements of the power MOSFETs
- Switching frequency
- Operating input voltage (affecting bias regulator LDO voltage drop and hence its power dissipation)
- Thermal characteristics of the package and operating environment

For a PWM controller to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The LM5145-Q1 controller is available in a small 3.5-mm × 4.5-mm 20-pin VQFN (RGY) PowerPADTM package to cover a range of application requirements. The thermal metrics of this package are summarized in $\pm 2 \rightarrow 2 \rightarrow 7.4$. The application report *Semiconductor and IC Package Thermal Metrics* provides detailed information regarding the thermal information table.

The 20-pin VQFN package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. While the exposed pad of the package is not directly connected to any leads of the package, it is thermally connected to the substrate of the LM5145-Q1 device (ground). This allows a significant improvement in heat sinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and a ground plane to complete the heat removal subsystem. The exposed pad of the LM5145-Q1 is soldered to the ground-connected copper land on the PCB directly underneath the device package, reducing the thermal resistance to a very low value. Wide traces of the copper tying in the no-connect pins of the LM5145-Q1 (pins 9 and 16) and connection to this thermal land helps to dissipate heat.

Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal and solder-side ground plane(s) are vital to help dissipation. In a multi-layer PCB design, a solid ground plane is typically placed on the PCB layer below the power components. Not only does this provide a plane for the power stage currents to flow but it also represents a thermally conductive path away from the heat generating devices.

The thermal characteristics of the MOSFETs also are significant. The drain pad of the high-side MOSFET is normally connected to a VIN plane for heat sinking. The drain pad of the low-side MOSFET is tied to the SW plane, but the SW plane area is purposely kept relatively small to mitigate EMI concerns.

11.1.5 Ground Plane Design


As mentioned previously, using one or more of the inner PCB layers as a solid ground plane is recommended. A ground plane offers shielding for sensitive circuits and traces and also provides a quiet reference potential for the control circuitry. Connect the PGND pin to the system ground plane using an array of vias under the exposed pad. Also connect the PGND directly to the return terminals of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce because of load current variations. The power traces for PGND, VIN and SW can be restricted to one side of the ground plane. The other side of the ground plane contains much less noise and is ideal for sensitive analog trace routes.




11.2 Layout Example

☑ 11-2 shows an example PCB layout based on the *LM5146-Q1-EVM12V* design. The power component connections are made on the top layer with wide, copper-filled polygon areas. The SW connection from the power MOSFETs to the inductor is purposely kept at minimum area to reduce radiated EMI. A power ground plane is placed on layer 2 with 6 mil (0.15 mm) spacing to the top layer, see ☑ 11-3. As a result, the buck regulator hot loop has a small effective area based on this tightly-coupled GND plane directly underneath the MOSFETs.

The LM5145-Q1 controller is located close to the gate terminals of the MOSFETs such that the gate drive traces are routed short and direct. Refer to the *LM5146-Q1-EVM12V Evaluation Module User's Guide* for more detail.







Note

See the *Improve High-current DC/DC Regulator Performance for Free with Optimized Power Stage Layout* application report for more detail.

図 11-3. PCB Stack-up Diagram With Low L1-L2 Intra-layer Spacing



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 Development Support

With an input operating voltage as low as 3.5 V and up to 100 V as specified in 表 12-1, the LM(2)514x-Q1 family of automotive synchronous buck controllers from TI provides flexibility, scalability and optimized solution size for a range of applications. These controllers enable DC/DC solutions with high density, low EMI and increased flexibility. Available EMI mitigation features include dual-random spread spectrum (DRSS) or triangular spread spectrum (TRSS), split gate driver outputs for slew rate (SR) control, and integrated active EMI filtering (AEF). All controllers are rated for a maximum operating junction temperature of 150°C, have AEC-Q100 grade 1 qualification, and are functional safety capable.

| DC/DC CONTROLLER | SINGLE or DUAL | V _{IN} RANGE | CONTROL METHOD | GATE DRIVE VOLTAGE | SYNC OUTPUT | EMI MITIGATION | | | | |
|---------------------|-------------------|-----------------------|-------------------|-----------------------|------------------|------------------|--|--|--|--|
| LM25148-Q1 | Single | 3.5 V to 42 V | Peak current mode | 5 V | 180° phase shift | DRSS | | | | |
| LM25149-Q1 | Single | 3.5 V to 42 V | Peak current mode | 5 V | 180° phase shift | AEF, DRSS | | | | |
| LM25141-Q1 | Single | 3.8 V to 42 V | Peak current mode | 5 V | N/A | SR control, TRSS | | | | |
| LM5141-Q1 | Single | 3.8 V to 65 V | Peak current mode | 5 V | N/A | SR control, TRSS | | | | |
| LM5143-Q1 | Dual | 3.5 V to 65 V | Peak current mode | 5 V | 90° phase shift | SR control, TRSS | | | | |
| LM5145-Q1 | Single | 5.5 V to 75 V | Voltage mode | 7.5 V | 180° phase shift | N/A | | | | |
| LM5146-Q1 | Single | 5.5 V to 100 V | Voltage mode | 7.5 V | 180° phase shift | N/A | | | | |

表 12-1. Automotive Synchronous Buck DC/DC Controller Family

For development support see the following:

- LM5145-Q1 quickstart calculator
- LM5145-Q1 simulation models
- For TI's reference design library, visit TI Designs
- For TI's WEBENCH Design Environment, visit the WEBENCH[®] Design Center
- To design a low-EMI power supply, review TI's comprehensive EMI Training Series
- TI Reference Designs:
 - 57W output synchronous buck converter for telecom reference design
 - 10-A automotive pre-regulator reference design
 - 10-A automotive pre-regulator reference design with extended input voltage range for trucks
 - 20-A automotive pre-regulator reference design
 - 20-A automotive pre-regulator reference design with extended input voltage range for trucks
- Technical Articles:
 - High-density PCB layout of DC/DC converters
 - Synchronous buck controller solutions support wide V_{IN} performance and flexibility
 - How to use slew rate for EMI control
 - How to reduce EMI and shrink power-supply size with an integrated active EMI filter

12.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5145-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.



The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- LM5146-Q1 EVM User's Guide
- LM5145 EVM User's Guide
- LM5143-Q1 Synchronous Buck Controller EVM
- LM5143-Q1 Synchronous Buck Controller High-Density 4-Phase Design
- Reduce Buck Converter EMI and Voltage Stress by Minimizing Inductive Parasitics
- AN-2162 Simple Success with Conducted EMI from DC-DC Converters
- White Papers:
 - Valuing Wide V_{IN}, Low-EMI Synchronous Buck Circuits for Cost-Effective, Demanding Applications
 - An Overview of Conducted EMI Specifications for Power Supplies
 - An Overview of Radiated EMI Specifications for Power Supplies

12.2.1.1 PCB Layout Resources

- Improve High-current DC/DC Regulator Performance for Free with Optimized Power Stage Layout
- AN-1149 Layout Guidelines for Switching Power Supplies
- Constructing Your Power Supply Layout Considerations
- Technical Articles:
 - High-Density PCB Layout of DC-DC Converters

12.2.1.2 Thermal Design Resources

- AN-2020 Thermal Design by Insight, Not Hindsight
- AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages
- Semiconductor and IC Package Thermal Metrics
- Thermal Design Made Simple with LM43603 and LM43602
- PowerPAD[™] Thermally Enhanced Package
- PowerPAD Made Easy
- Using New Thermal Metrics

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 サポート・リソース

TI E2E[™] サポート ・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅 速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必 要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様 を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。



12.5 Trademarks

NexFET[™], PowerPAD[™], and TI E2E[™] are trademarks of Texas Instruments. WEBENCH[®] is a registered trademark of Texas Instruments. are registered trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|-------------------|-----------------|-----------------------|--------------------|-------------------------------|----------------------------|--------------|------------------|
| | | | | | | (4) | (5) | | |
| LM5145QRGYRQ1 | Active | Production | VQFN (RGY) 20 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-2-260C-1 YEAR | -40 to 150 | LM5145 B2Q |
| LM5145QRGYRQ1.A | Active | Production | VQFN (RGY) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | LM5145 B2Q |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5145-Q1 :



www.ti.com

• Catalog : LM5145

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| , | All dimensions are nominal | | | | | | | | | | | | |
|---|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|-------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | · · / | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | LM5145QRGYRQ1 | VQFN | RGY | 20 | 3000 | 330.0 | 12.4 | 3.71 | 4.71 | 1.1 | 8.0 | 12.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

30-Oct-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM5145QRGYRQ1 | VQFN | RGY | 20 | 3000 | 367.0 | 367.0 | 35.0 |

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

RGY 20

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225264/A


RGY0020B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGY0020B

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGY0020B

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




RGY0020E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGY0020E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGY0020E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated