









LM3100

JAJSAH6H - JANUARY 2006-REVISED OCTOBER 2017

# LM3100 1MHz 1.5A同期整流降圧型レギュレータ

# 1 特長

- 入力電圧範囲: 4.5V~36V
- 出力電流: 1.5A
- 0.8V、±1.5%リファレンス
- 耐圧40VのデュアルNチャネル同期整流降圧型スイッチ内蔵
- 外付け部品点数が少なく、小型
- ループ補償が不要
- 超高速の過渡応答
- セラミック・コンデンサなどの低ESRコンデンサ 接続により安定動作
- 最大1MHzまでスイッチング周波数を設定可能
- スタートアップ時に最大デューティ・サイクルを 制限
- バレー型の電流制限
- 最小0.8Vまでの可変出力に対応する高精度の内部 リファレンス
- サーマル・シャットダウン
- 放熱特性の優れたHTSSOP-20パッケージ

# 2 アプリケーション

- 5VDC、12VDC、24VDC、12VAC、24VACの各シ ステム
- 組み込みシステム
- 産業用制御
- 車載用テレマティクス/ボディ・エレクトロニクス
- POL (Point of Load)型レギュレータ
- ストレージ・システム
- ブロードバンド・インフラストラクチャ
- 2/3/4セルのリチウム電池システムからの直接変換

# 3 概要


LM3100同期整流降圧型コンバータは、最小0.8Vの出力 電圧で1.5Aの負荷電流を供給できる、低コストで高効率 の降圧型レギュレータを実現するために必要なすべての 機能を備えています。耐圧40VのNチャネル同期整流型 デュアルMOSFETスイッチにより、外付け部品点数を削減 できるため、設計を簡素化し、基板スペースを最小限に抑 えることができます。LM3100は、セラミック・コンデンサな ど、ESRの非常に小さい出力コンデンサを接続した場合 に極めて良好に動作するよう設計されています。コンスタ ント・オンタイム(COT)制御方式によりループ補償回路が 不要となるため、負荷過渡応答が高速になり、単純な回路 構成を実現できます。独自の設計回路を採用することによ り、COT制御方式のその他のレギュレータとは異なり、出 カコンデンサのESRに依存せずに安定性を確保すること が可能です。入力電圧とオン時間は反比例の関係にある ため、入力電圧や負荷の変動に対して動作周波数はほぼ 一定に維持されます。動作周波数は外付け部品による設 定が可能で、最大1MHzです。Vcc低電圧誤動作防止、 サーマル・シャットダウン、ゲート駆動低電圧誤動作防止 の各保護回路を内蔵しています。本製品は、放熱特性の 優れたHTSSOP-20パッケージで供給されます。

#### 製品情報

型番	パッケージ	本体サイズ(公称)	
LM3100	HTSSOP (20)	6.50mm×4.40mm	

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

#### 代表的なアプリケーション





٠,
<i>1</i> /\

1	特長1		7.3 Feature Description	9
2	アプリケーション1		7.4 Device Functional Modes	10
3	概要1	8	Applications and Implementation	13
4	改訂履歴		8.1 Applications Information	13
5	Pin Configuration and Functions		8.2 Typical Application	15
6	Specifications4	9	Layout	17
	6.1 Absolute Maximum Ratings 4		9.1 Layout Guidelines	17
	6.2 ESD Ratings	10	デバイスおよびドキュメントのサポート	18
	6.3 Recommended Operating Conditions		10.1 ドキュメントの更新通知を受け取る方法	18
	6.4 Thermal Information		10.2 コミュニティ・リソース	18
	6.5 Electrical Characteristics		10.3 商標	
	6.6 Typical Characteristics		10.4 静電気放電に関する注意事項	18
7	Detailed Description9		10.5 Glossary	18
-	7.1 Overview	11	メカニカル、パッケージ、および注文情報	18
	7.2 Functional Block Diagram 9			


# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision F (December 2009) から Revision G に変更	Page				
Changed layout of National Semiconductor Data Sheet to TI format					
Revision G (April 2013) から Revision H に変更	Page				
「アプリケーションと実装」セクション、「製品情報」表、「ピン構成および機能」セクション、「ESD定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニスル、パッケージ、および注文情報」セクション 追加	7 1				
• タイトルからSimple Switcher 削除	1				



# 5 Pin Configuration and Functions



# **Pin Functions**

PIN		DESCRIPTION
NO.	NAME	
1,9,10,12,19,20	N/C	No Connection These pins must be left unconnected.
2, 3	SW	Switching Node Internally connected to the buck switch source. Connect to output inductor.
4, 5	VIN	Input supply voltage Supply pin to the device. Nominal input range is 4.5 V to 36 V.
6	BST	Connection for bootstrap capacitor Connect a 0.033 µF capacitor from SW pin to this pin. An internal diode charges the capacitor during the high-side switch off-time.
7	GND	Analog Ground Ground for all internal circuitry other than the synchronous switches.
8	SS	Soft-start An internal 8 µA current source charges an external capacitor to provide the soft- start function.
11	TST	Test mode enable pin Force the device into test mode. Must be connected to ground for normal operation.
13	FB	Feedback Internally connected to the regulation and over-voltage comparators. The regulation setting is 0.8 V at this pin. Connect to feedback divider.
14	EN	Enable pin Connect a voltage higher than 1.26 V to enable the regulator.
15	RON	On-time Control An external resistor from VIN to this pin sets the high-side switch on-time.
16	VCC	Start-up regulator Output Nominally regulated to 6 V. Connect a capacitor of not less than 680 nF between VCC and GND for stable operation.
17, 18	PGND	Power Ground Synchronous rectifier MOSFET source connection. Tie to power ground plane.
DAP	EP	Exposed Pad Thermal connection pad, connect to GND.



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
VIN, RON to GND	-0.3	40	V
SW to GND	-0.3	40	V
SW to GND (Transient)	-2	(< 100 ns)	V
VIN to SW	-0.3	40	V
BST to SW	-0.3	7	V
All Other Inputs to GND	-0.3	7	V
Junction Temperature, T <sub>J</sub>	-65	150	°C
Storage temperature, T <sub>stg</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	±2	kV

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage Range V <sub>IN</sub>	4.5	36	V
Junction Temperature Range T <sub>J</sub>	-40	125	°C

## 6.4 Thermal Information

		LM3100	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		20 PINS	
$R_{\theta JC}$	Junction-to-case thermal resistance	6.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

<sup>(2)</sup> The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.



## 6.5 Electrical Characteristics

at  $T_J = 25$ °C, and  $V_{IN} = 18$  V,  $V_{OUT} = 3.3$  V (unless otherwise noted). (1)


PA	ARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
START-UP REG	ULATOR, V <sub>CC</sub>						
V <sub>CC</sub>	Output voltage	C <sub>CC</sub> = 680 nF, no load	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	5.0	6.0	7.2	V
		I <sub>CC</sub> = 2 mA	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		50	140	
V <sub>IN</sub> - V <sub>CC</sub>	Dropout voltage	I <sub>CC</sub> = 20 mA	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		350	570	mV
I <sub>VCCL</sub>	Current limit <sup>(1)</sup>	V <sub>CC</sub> = 0 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	40	65		mA
V <sub>CC-UVLO</sub>	Under-voltage lockout threshold	V <sub>IN</sub> increasing	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	3.6	3.75	3.85	V
V <sub>CC-UVLO-HYS</sub>	UVLO hysteresis	V <sub>IN</sub> decreasing			130		mV
t <sub>VCC-UVLO-D</sub>	UVLO filter delay				3		μs
I <sub>IN</sub>	Operating current	No switching, V <sub>FB</sub> = 1 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		0.7	1	mA
I <sub>IN-SD</sub>	Operating current, Device shutdown	V <sub>EN</sub> = 0 V	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		17	30	μA
SWITCHING CH	ARACTERISTICS			<u> </u>			
R <sub>DS-UP-ON</sub>	Main MOSFET Rds(on)		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		0.18	0.35	Ω
R <sub>DS- DN-ON</sub>	Syn. MOSFET Rds(on)		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		0.11	0.2	Ω
V <sub>G-UVLO</sub>	Gate drive voltage UVLO	V <sub>BST</sub> - V <sub>SW</sub> increasing	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		3.3	4	V
SOFT-START		-					
I <sub>SS</sub>	SS pin source current	V <sub>SS</sub> = 0.5 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	6	8	9.8	μA
CURRENT LIMIT	Ţ		<del>'</del>	-		'	
I <sub>CL</sub>	Syn. MOSFET current limit threshold				1.9		А
ON/OFF TIMER			<u>.</u>				
	ON Caramanda a soluti	$V_{IN} = 10 \text{ V}, R_{ON} = 100 \text{ k}\Omega$			1.38		
t <sub>ON</sub>	ON timer pulse width	$V_{IN} = 30 \text{ V}, R_{ON} = 100 \text{ k}\Omega$			0.47		μs
t <sub>ON-MIN</sub>	ON timer minimum pulse width				200		ns
t <sub>OFF</sub>	OFF timer pulse width				260		ns
ENABLE INPUT			<u>'</u>			'	
V <sub>EN</sub>	EN Pin input threshold	V <sub>EN</sub> rising	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1.236	1.26	1.285	V
V <sub>EN-HYS</sub>	Enable threshold hysteresis	V <sub>EN</sub> falling			90		mV
REGULATION a	nd OVER-VOLTAGE COMI	PARATOR	•				
V <sub>FB</sub>	In-regulation feedback voltage	V <sub>SS</sub> ≥ 0.8 V	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	0.784	0.8	0.816	V
		V <sub>SS</sub> ≥ 0.8 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.788		0.812	
V <sub>FB-OV</sub>	Feedback over- voltage threshold		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	0.894	0.920	0.940	V
I <sub>FB</sub>			$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		5	100	nA
THERMAL SHUT	TDOWN	•	·	*			
T <sub>SD</sub>	Thermal shutdown temperature	T <sub>J</sub> rising			165		°C
T <sub>SD-HYS</sub>	Thermal shutdown temperature hysteresis	T <sub>J</sub> falling			20		°C
			•				

<sup>(1)</sup> V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.



## 6.6 Typical Characteristics


All curves taken at  $V_{IN} = 18 \text{ V}$  with configuration in typical application circuit for  $V_{OUT} = 3.3 \text{ V}$  shown in this datasheet.  $T_A = 25^{\circ}\text{C}$ , unless otherwise specified.





# **Typical Characteristics (continued)**


All curves taken at  $V_{IN}$  = 18 V with configuration in typical application circuit for  $V_{OUT}$  = 3.3 V shown in this datasheet.  $T_A$  = 25°C, unless otherwise specified.





# **Typical Characteristics (continued)**

All curves taken at  $V_{IN} = 18 \text{ V}$  with configuration in typical application circuit for  $V_{OUT} = 3.3 \text{ V}$  shown in this datasheet.  $T_A = 25^{\circ}\text{C}$ , unless otherwise specified.






# 7 Detailed Description

#### 7.1 Overview

The LM3100 Step Down Switching Regulator features all functions needed to implement a cost effective, efficient buck power converter capable of supplying 1.5 A to a load. This voltage regulator contains Dual 40-V N-Channel buck synchronous switches and is available in a thermally enhanced HTSSOP-20 package. The Constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response, and simplifies circuit implementation. It will work correctly even with an all ceramic output capacitor network and does not rely on the output capacitor's ESR for stability. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The valley current limit detection circuit, internally set at 1.9 A, inhibits the high-side switch until the inductor current level subsides. Please refer to the functional block diagram with a typical application circuit.

The LM3100 can be applied in numerous applications and can operate efficiently from inputs as high as 36 V. Protection features include: Thermal shutdown,  $V_{CC}$  under-voltage lockout, gate drive under-voltage lockout.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Hysteretic Control Circuit Overview

The LM3100 buck DC-DC regulator employs a control scheme in which the high-side switch on-time varies inversely with the line voltage ( $V_{IN}$ ). Control is based on a comparator and the one-shot on-timer, with the output voltage feedback (FB) compared with an internal reference of 0.8 V. If the FB level is below the reference the buck switch is turned on for a fixed time determined by the input voltage and a programming resistor ( $R_{ON}$ ). Following the on-time, the switch remains off for a minimum of 260 ns. If FB is below the reference at that time the switch turns on again for another on-time period. The switching will continue until regulation is achieved.

The regulator will operate in discontinuous conduction mode at light load currents, and continuous conduction mode with heavy load current. In discontinuous conduction mode (DCM), current through the output inductor starts at zero and ramps up to a peak during the on-time, then ramps back to zero before the end of the off-time. The next on-time period starts when the voltage at FB falls below the internal reference. Until then the inductor current remains zero and the load is supplied entirely by the output capacitor. In this mode the operating frequency is lower than in continuous conduction mode, and varies with load current. Conversion efficiency is maintained since the switching losses are reduced with the reduction in load and switching frequency. The discontinuous operating frequency can be calculated approximately as follows:



## **Feature Description (continued)**

$$F_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{20} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^{2}}$$
(1)

In continuous conduction mode (CCM), current always flows through the inductor and never reaches zero during the off-time. In this mode, the operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

$$F_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R_{ON}}$$
 (2)

The output voltage is set by two external resistors (R<sub>FB1</sub>, R<sub>FB2</sub>). The regulated output voltage is calculated as follows:

$$V_{OUT} = 0.8 \text{ V x } (R_{FB1} + R_{FB2})/R_{FB2}$$
 (3)

#### 7.4 Device Functional Modes

#### 7.4.1 Start-up Regulator (V<sub>CC</sub>)

The start-up regulator is integrated within LM3100. The input pin (VIN) can be connected directly to line voltage up to 36 V, with transient capability of 40 V. The  $V_{CC}$  output regulates at 6 V, and is current limited to 65 mA. Upon power up, the regulator sources current into the external capacitor at  $V_{CC}$  ( $C_{VCC}$ ).  $C_{VCC}$  must be at least 680 nF for stability. When the voltage on the VCC pin reaches the under-voltage lockout threshold of 3.75 V, the buck switch is enabled and the Soft-start pin is released to allow the soft-start capacitor ( $C_{SS}$ ) to charge.

The minimum input voltage is determined by the dropout voltage of  $V_{CC}$  regulator, and the  $V_{CC}$  UVLO falling threshold ( $\approx 3.7$  V). If VIN is less than  $\approx 4.0$  V, the  $V_{CC}$  UVLO activates to shut off the output.

#### 7.4.2 Regulation Comparator

The feedback voltage at FB pin is compared to the internal reference voltage of 0.8 V. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 0.8 V. The buck switch stays on for the on-time, causing the FB voltage to rise above 0.8 V. After the on-time period, the buck switch stays off until the FB voltage falls below 0.8 V again. Bias current at the FB pin is nominally 100 nA.

#### 7.4.3 Over-Voltage Comparator

The voltage at FB pin is compared to an internal 0.92 V reference. If the feedback voltage rises above 0.92 V the on-time pulse is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. Once the OVP is activated, the buck switch remains off until the voltage at FB pin falls below 0.92 V. The low side switch will stay on to discharge the inductor energy until the inductor current decays to zero. The low side switch will be turned off.

#### 7.4.4 ON-Time Timer, Shutdown

The ON-Time of LM3100 main switch is determined by the  $R_{ON}$  resistor and the input voltage ( $V_{IN}$ ), and is calculated from:

$$t_{\rm ON} = \frac{1.3 \times 10^{-10} \times R_{\rm ON}}{V_{\rm IN}} \tag{4}$$

The inverse relationship of  $t_{ON}$  and  $V_{IN}$  results in a nearly constant switching frequency as  $V_{IN}$  is varied.  $R_{ON}$  should be selected for a minimum on-time (at maximum  $V_{IN}$ ) greater than 200 ns for proper current limit operation. This requirement limits the maximum frequency for each application, depending on  $V_{IN}$  and  $V_{OUT}$ , calculated from Equation 5:

$$F_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 200 \text{ ns}}$$
 (5)

The LM3100 can be remotely shut down by taking the EN pin below 1.1 V. Refer to Figure 19. In this mode the SS pin is internally grounded, the on-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume.



## **Device Functional Modes (continued)**

For normal operation, the voltage at the EN pin is set between 1.5 V and 3.0 V, depending on  $V_{IN}$  and the external pull-up resistor. For all cases, this voltage must be limited not to exceed 7 V.




Figure 19. Shutdown Implementation

#### 7.4.5 Current Limit

Current limit detection occurs during the off-time by monitoring the re-circulating current through the low-side synchronous switch. Referring to Functional Block Diagram, when the buck switch is turned off, inductor current flows through the load, into PGND, and through the internal low-side synchronous switch. If that current exceeds 1.9 A the current limit comparator toggles, forcing a delay to the start of the next on-time period. The next cycle starts when the re-circulating current falls back below 1.9 A and the voltage at FB is below 0.8 V. The inductor current is monitored during the low-side switch on-time. As long as the overload condition persists and the inductor current exceeds 1.9 A, the high-side switch will remain inhibited. The operating frequency is lower during an over-current due to longer than normal off-times.

Figure 20 illustrates an inductor current waveform, the average inductor current is equal to the output current,  $I_{OUT}$  in steady state. When an overload occurs, the inductor current will increase until it exceeds the current limit threshold, 1.9 A. Then the control keeps the high-side switch off until the inductor current ramps down below 1.9 A. Within each on-time period, the current ramps up an amount equal to:

$$\Delta I = \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times t_{\text{ON}}}{L}$$
(6)

During this time the LM3100 is in a constant current mode, with an average load current ( $I_{OCL}$ ) equal to 1.9 A  $+\Delta I/2$ .




Figure 20. Inductor Current - Current Limit Operation

## 7.4.6 N-Channel Buck Switch and Driver

The LM3100 integrates an N-Channel buck (high-side) switch and associated floating high voltage gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 33 nF capacitor ( $C_{BST}$ ) connected between BST and SW pins provides voltage to the high-side driver during the buck switch on-time. During each off-time, the SW pin falls to approximately –1 V and  $C_{BST}$  charges from the  $V_{CC}$  supply through the internal diode. The minimum off-time of 260 ns ensures adequate time each cycle to recharge the bootstrap capacitor.



## **Device Functional Modes (continued)**

#### 7.4.7 Soft-Start

The soft-start feature allows the converter to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. Upon turn-on, after  $V_{CC}$  reaches the under-voltage threshold, an internal 8  $\mu$ A current source charges up the external capacitor at the SS pin. The ramping voltage at SS (and the non-inverting input of the regulation comparator) ramps up the output voltage in a controlled manner.

An internal switch grounds the SS pin if any of the following cases happen: (i) VCC falls below the under-voltage lock-out threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the converter can be disabled by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin return to pull high and the output voltage returns to normal. The shut-down configuration is shown in Figure 21.




Figure 21. Alternate Shutdown Implementation

#### 7.4.8 Thermal Protection

The LM3100 should be operated so the junction temperature does not exceed the maximum limit. An internal Thermal Shutdown circuit, which activates (typically) at 165°C, takes the controller to a low power reset state by disabling the buck switch and the on-timer, and grounding the SS pin. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below 145°C (typical hysteresis = 20°C), the SS pin is released and normal operation resumes.



# 8 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Applications Information

## 8.1.1 External Components

The following guidelines can be used to select the external components.

## 8.1.1.1 $R_{FB1}$ and $R_{FB2}$

The ratio of these resistors is calculated from:

$$\frac{R_{FB1}}{R_{FB2}} = \frac{V_{OUT}}{0.8V} - 1 \tag{7}$$

 $R_{FB1}$  and  $R_{FB2}$  should be chosen from standard value resistors in the range of 1.0 k $\Omega$  - 10 k $\Omega$  which satisfy the above ratio.

For  $V_{OUT} = 0.8$  V, the FB pin can be connected to the output directly. However, the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected. This minimum load is about 10  $\mu$ A and can be implemented by adding a pre-load resistor to the output.

## 8.1.1.2 R<sub>ON</sub>

The minimum value for R<sub>ON</sub> is calculated from:

$$R_{\text{ON}} \ge \frac{200 \text{ ns x V}_{\text{IN(MAX)}}}{1.3 \text{ x } 10^{-10}}$$
 (8)

Equation 2 in Hysteretic Control Circuit Overview section can be used to select R<sub>ON</sub> if a specific frequency is desired as long as the above limitation is met.

#### 8.1.1.3 L

The main parameter affected by the inductor is the output current ripple amplitude (I<sub>OR</sub>). The maximum allowable (I<sub>OR</sub>) must be determined at both the minimum and maximum nominal load currents. At minimum load current, the lower peak must not reach 0 A. At maximum load current, the upper peak must not exceed the current limit threshold (1.9 A). The allowable ripple current is calculated from the following equations:

$$I_{OR(MAX1)} = 2 \times I_{O(min)}$$
(9)

or

$$I_{OR(MAX2)} = 2 \times (1.9 \text{ A} - I_{O(max)})$$
 (10)

The lesser of the two ripple amplitudes calculated above is then used in the following equation:

$$L = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{I_{\text{OR}} \times F_{\text{S}} \times V_{\text{IN}}}$$

$$\tag{11}$$

where  $V_{IN}$  is the maximum input voltage and Fs is determined from Equation 1. This provides a value for L. The next larger standard value should be used. L should be rated for the  $I_{PK}$  current level shown in Figure 20.

# **Applications Information (continued)**




Figure 22. Inductor Selector for  $V_{OUT} = 3.3 \text{ V}$ 




Figure 23. Inductor Selector for  $V_{OUT} = 0.8 \text{ V}$ 

#### 8.1.1.4 CVCC

The capacitor on the  $V_{CC}$  output provides not only noise filtering and stability, but also prevents false triggering of the  $V_{CC}$  UVLO at the buck switch on/off transitions. For this reason,  $C_{VCC}$  should be no smaller than 680 nF for stability, and should be a good quality, low ESR, ceramic capacitor.

#### **8.1.1.5** $C_{\rm O}$ and $C_{\rm O3}$

 $C_O$  should generally be no smaller than 10  $\mu$ F. Experimentation is usually necessary to determine the minimum value for  $C_O$ , as the nature of the load may require a larger value. A load which creates significant transients requires a larger value for  $C_O$  than a fixed load.

 $C_{\rm O3}$  is a small value ceramic capacitor to further suppress high frequency noise at  $V_{\rm OUT}$ . A 47 nF is recommended, located close to the LM3100.

# **8.1.1.6** $C_{IN}$ and $C_{IN3}$

 $C_{IN}$ 's purpose is to supply most of the switch current during the on-time, and limit the voltage ripple at  $V_{IN}$ , assume the voltage source feeding  $V_{IN}$  has an output impedance greater than zero. If the source's dynamic impedance is high (effectively a current source),  $C_{IN}$  supplies the average input current, but not the ripple current.

At maximum load current, when the buck switch turns on, the current into  $V_{IN}$  suddenly increases to the lower peak of the inductor's ripple current, ramps up to the peak value, then drop to zero at turn-off. The average current during the on-time is the load current. For a worst case calculation,  $C_{IN}$  must supply this average load current during the maximum on-time.  $C_{IN}$  is calculated from:



## Applications Information (continued)

$$C_{IN} = \frac{I_{OUT} \times t_{ON}}{\Delta V}$$
 (12)

where  $I_{OUT}$  is the load current,  $t_{ON}$  is the maximum on-time, and  $\Delta V$  is the allowable ripple voltage at  $V_{IN}$ .

 $C_{IN3}$ 's purpose is to help avoid transients and ringing due to long lead inductance at  $V_{IN}$ . A low ESR, 0.1  $\mu$ F ceramic chip capacitor is recommended, located close to the LM3100.

## 8.1.1.7 C<sub>BST</sub>

The recommended value for  $C_{BST}$  is 33 nF. A high quality ceramic capacitor with low ESR is recommended as  $C_{BST}$  supplies a surge current to charge the buck switch gate at turn-on. A low ESR also helps ensure a complete recharge during each off-time.

## 8.1.1.8 C<sub>SS</sub>

The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage at the regulation comparator, and the output voltage, to reach their final value. The time is determined from the following:

$$t_{SS} = \frac{C_{SS} \times 0.8V}{8 \,\mu\text{A}} \tag{13}$$

## 8.1.1.9 CFR

If output voltage is higher than 1.6 V, this feedback capacitor is needed for Discontinuous Conduction Mode to improve the output ripple performance, the recommended value for  $C_{FB}$  is 10 nF.

## 8.2 Typical Application




Figure 24. Typical Application Schematic for V<sub>OUT</sub> = 3.3 V



# **Typical Application (continued)**




Figure 25. Typical Application Schematic for  $V_{OUT} = 0.8 \text{ V}$ 



# 9 Layout

## 9.1 Layout Guidelines

### 9.1.1 PC Board Layout

The LM3100 regulation, over-voltage, and current limit comparators are very fast, and will respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all external components must be as close as possible to their associated pins. Refer to the functional block diagram, the loop formed by  $C_{IN}$ , the high and low-side switches internal to the IC, and the PGND pin should be as small as possible. The PGND connection to Cin should be as short and direct as possible. There should be several vias connecting the Cin ground terminal to the ground plane placed as close to the capacitor as possible. The boost capacitor should be connected as close to the SW and BST pins as possible. The feedback divider resistors and the  $C_{FB}$  capacitor should be located close to the FB pin. A long trace run from the top of the divider to the output is generally acceptable since this is a low impedance node. Ground the bottom of the divider directly to the GND (pin 7). The output capacitor,  $C_{OUT}$ , should be connected close to the load and tied directly into the ground plane. The inductor should connect close to the SW pin with as short a trace as possible to help reduce the potential for EMI (electro-magnetic interference) generation.

If it is expected that the internal dissipation of the LM3100 will produce excessive junction temperatures during normal operation, good use of the PC board's ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the IC package can be soldered to a ground plane and that plane should extend out from beneath the IC to help dissipate the heat. The exposed pad is internally connected to the IC substrate. Additionally the use of thick copper traces, where possible, can help conduct heat away from the IC. Using numerous vias to connect the die attach pad to an internal ground plane is a good practice. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.



# 10 デバイスおよびドキュメントのサポート

## 10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 10.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 10.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 10.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 10.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 11 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM3100MH/NOPB	Active	Production	HTSSOP (PWP)   20	73   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH
LM3100MH/NOPB.A	Active	Production	HTSSOP (PWP)   20	73   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH
LM3100MH/NOPB.B	Active	Production	HTSSOP (PWP)   20	73   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH
LM3100MHX/NOPB	Active	Production	HTSSOP (PWP)   20	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH
LM3100MHX/NOPB.A	Active	Production	HTSSOP (PWP)   20	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH
LM3100MHX/NOPB.B	Active	Production	HTSSOP (PWP)   20	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3100MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 23-May-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM3100MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM3100MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM3100MH/NOPB.A	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM3100MH/NOPB.B	PWP	HTSSOP	20	73	495	8	2514.6	4.06

PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.





## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月