



LM25574-Q1 42V、0.5A降圧型スイッチング・レギュレータ

1 特長

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み：
 - デバイス温度グレード 1: 動作時周囲温度
–40°C～+125°C
- 42V、750mΩのNチャネルMOSFETを内蔵
- 非常に広い入力電圧範囲: 6V～42V
- 出力電圧を最低1.225Vまで調整可能
- 1.5%のフィードバック・リファレンス精度
- 単一の抵抗により、動作周波数を50kHz～1MHzの範囲で設定可能
- マスタまたはスレーブの周波数同期
- 調整可能なソフト・スタート
- 電流モード制御アーキテクチャのエミュレーション
- 広帯域幅のエラー・アンプ
- 内蔵の保護機能
- TSSOP-16パッケージ
- **WEBENCH® Power Designer**により、LM25574-Q1を使用するカスタム設計を作成

2 アプリケーション

- 産業用

3 概要


LM25574-Q1は、使いやすい降圧型レギュレータで、設計エンジニアは最小点数の部品を使用して、堅牢な電源を設計し、最適化できます。LM25574-Q1は6V～42Vの範囲の入力電圧で動作し、内蔵の750mΩ NチャネルMOSFETにより、0.5Aの連続出力電流を供給します。このレギュレータはエミュレーション電流モード・アーキテクチャを活用しているため、ライン・レギュレーション、厳格な負荷過渡応答、容易なループ補償という固有の特性があり、電流モード・レギュレータで一般的な、低いデューティ・サイクルの制限はありません。動作周波数は50kHz～1MHzの範囲で調整可能であり、サイズと効率の最適化を達成できます。EMIを低減するための周波数同期ピンがあり、LM(2)557xファミリに属する複数のICで、自己同期または外部クロックへの同期を選択できます。LM25574-Q1は、サイクルごとの電流制限、短絡保護、サーマル・シャットダウン、およびリモート・シャットダウンを行うため、高い信頼性が保証されます。このデバイスは、TSSOP-16パッケージで供給されます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM25574-Q1	TSSOP (16)	5.00mm×4.40mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

簡略化されたアプリケーション回路図



Copyright © 2017, Texas Instruments Incorporated




目次

1	特長	1	7.4	Device Functional Modes.....	11
2	アプリケーション	1	8	Application and Implementation	17
3	概要	1	8.1	Application Information.....	17
4	改訂履歴	2	8.2	Typical Application	23
5	Pin Configuration and Functions	3	9	Layout	24
6	Specifications	5	9.1	Layout Guidelines	24
6.1	Absolute Maximum Ratings	5	9.2	Layout Example	25
6.2	ESD Ratings	5	10	デバイスおよびドキュメントのサポート	27
6.3	Recommended Operating Conditions.....	5	10.1	デバイス・サポート	27
6.4	Thermal Information	5	10.2	ドキュメントの更新通知を受け取る方法.....	27
6.5	Electrical Characteristics.....	5	10.3	コミュニティ・リソース	27
6.6	Typical Characteristics	7	10.4	商標	27
7	Detailed Description	10	10.5	静電気放電に関する注意事項	27
7.1	Overview	10	10.6	Glossary	27
7.2	Functional Block Diagram	10	11	メカニカル、パッケージ、および注文情報	28
7.3	Feature Description.....	10			

4 改訂履歴

日付	改訂内容	注
2017年12月	*	初版

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NO.	NAME	
1	VCC	Output of the bias regulator V _{CC} tracks V _{IN} up to 9 V. Beyond 9 V, V _{CC} is regulated to 7 Volts. A 0.1 uF to 1 uF ceramic decoupling capacitor is required. An external voltage (7.5 V – 14 V) can be applied to this pin to reduce internal power dissipation.
2	SD	Shutdown or UVLO input If the SD pin voltage is below 0.7 V the regulator will be in a low power state. If the SD pin voltage is between 0.7 V and 1.225 V the regulator will be in standby mode. If the SD pin voltage is above 1.225 V the regulator will be operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5 µA pull-up current source configures the regulator fully operational.
3	VIN	Input supply voltage Nominal operating range: 6 V to 42 V
4	SYNC	Oscillator synchronization input or output The internal oscillator can be synchronized to an external clock with an external pull-down device. Multiple LM25574-Q1 devices can be synchronized together by connection of their SYNC pins.
5	COMP	Output of the internal error amplifier The loop compensation network should be connected between this pin and the FB pin.
6	FB	Feedback signal from the regulated output This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225 V.
7	RT	Internal oscillator frequency set input The internal oscillator is set with a single resistor, connected between this pin and the AGND pin.
8	RAMP	Ramp control signal An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control. Recommended capacitor range 50 pF to 2000 pF.
9	AGND	Analog ground Internal reference for the regulator control functions
10	SS	Soft-start An external capacitor and an internal 10 µA current source set the time constant for the rise of the error amp reference. The SS pin is held low during standby, V _{CC} UVLO and thermal shutdown.
11	OUT	Output voltage connection Connect directly to the regulated output voltage.
12	PGND	Power ground Low side reference for the PRE switch and the IS sense resistor.
13	IS	Current sense Current measurement connection for the re-circulating diode. An internal sense resistor and a sample/hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp.
14	SW	Switching node The source terminal of the internal buck switch. The SW pin should be connected to the external Schottky diode and to the buck inductor.

Pin Functions (continued)

PIN		DESCRIPTION
NO.	NAME	
15	PRE	Pre-charge assist for the bootstrap capacitor This open drain output can be connected to SW pin to aid charging the bootstrap capacitor during very light load conditions or in applications where the output may be pre-charged before the LM25574-Q1 is enabled. An internal pre-charge MOSFET is turned on for 250 ns each cycle just prior to the on-time interval of the buck switch.
16	BST	Boost input for bootstrap capacitor An external capacitor is required between the BST and the SW pins. A 0.022 μ F ceramic capacitor is recommended. The capacitor is charged from V_{CC} via an internal diode during the off-time of the buck switch.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
V _{IN} to GND		45	V
BST to GND		60	V
PRE to GND		45	V
SW to GND (Steady State)		–1.5	V
BST to V _{CC}		45	V
SD, V _{CC} to GND		14	V
BST to SW		14	V
OUT to GND	Limited	V _{IN}	V
SYNC, SS, FB, RAMP to GND		7	V
Storage temperature, T _{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

	VALUE	UNIT
V _(ESD) Electrostatic discharge Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2	kV

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{IN}	6	42	V
T _J Operation junction temperature	–40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM25574-Q1	UNIT
		PW (TSSOP)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	90	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	30	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at T_J = 25°C, and V_{IN} = 24 V, R_T = 32.4 kΩ (unless otherwise noted).⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STARTUP REGULATOR					
V _{CCReg} V _{CC} Regulator Output	T _J = –40°C to +125°C	6.85	7.15	7.45	V
V _{CC} LDO Mode turn-off			9		V
V _{CC} Current Limit	V _{CC} = 0 V		25		mA
VCC SUPPLY					

- (1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are assured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instruments' Average Outgoing Quality Level (AOQL).

Electrical Characteristics (continued)

 at $T_J = 25^\circ\text{C}$, and $V_{IN} = 24\text{ V}$, $R_T = 32.4\text{ k}\Omega$ (unless otherwise noted).⁽¹⁾

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{CC} UVLO Threshold	(V_{CC} increasing)	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	5.03	5.35	5.67	V
V_{CC} Undervoltage Hysteresis				0.35		V
Bias Current (lin)	$FB = 1.3\text{ V}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		3.7	4.5	mA
Shutdown Current (lin)	$SD = 0\text{ V}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		48	70	μA
SHUTDOWN THRESHOLDS						
Shutdown Threshold	(SD Increasing)	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	0.47	0.7	0.9	V
Shutdown Hysteresis				0.1		V
Standby Threshold	(Standby Increasing)	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.17	1.225	1.28	V
Standby Hysteresis				0.1		V
SD Pull-up Current Source				5		μA
SWITCH CHARACTERISTICS						
Buck Switch $R_{ds(on)}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$			750	1500	m Ω
BOOST UVLO				4		V
BOOST UVLO Hysteresis				0.56		V
Pre-charge Switch $R_{ds(on)}$				70		Ω
Pre-charge Switch on-time				250		ns
CURRENT LIMIT						
Cycle by Cycle Current Limit	$RAMP = 0\text{ V}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	0.6	0.7	0.8	A
Cycle by Cycle Current Limit Delay	$RAMP = 2.5\text{ V}$			75		ns
SOFT-START						
SS Current Source	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		7	10	14	μA
OSCILLATOR						
Frequency 1	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		180	200	220	kHz
Frequency 2	$R_T = 11\text{ k}\Omega$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	425	485	545	kHz
SYNC Source Impedance				11		k Ω
SYNC Sink Impedance				110		Ω
SYNC Threshold (falling)				1.3		V
SYNC Frequency	$R_T = 11\text{ k}\Omega$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	550			kHz
SYNC Pulse Width Minimum	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		15			ns
RAMP GENERATOR						
Ramp Current 1	$V_{IN} = 36\text{ V}$, $V_{OUT} = 10\text{ V}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	272	310	368	μA
Ramp Current 2	$V_{IN} = 10\text{ V}$, $V_{OUT} = 10\text{ V}$	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	36	50	64	μA
PWM COMPARATOR						
Forced Off-time	$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		416	500	575	ns
Min On-time				80		ns
COMP to PWM Comparator Offset				0.7		V

Electrical Characteristics (continued)

at $T_J = 25^\circ\text{C}$, and $V_{IN} = 24\text{ V}$, $R_T = 32.4\text{ k}\Omega$ (unless otherwise noted).⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR AMPLIFIER						
Feedback Voltage	$V_{fb} = \text{COMP}$	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$	1.207	1.225	1.243	V
FB Bias Current				17		nA
DC Gain				70		dB
COMP Sink / Source Current	$T_J = -40^\circ\text{C to } +125^\circ\text{C}$		3			mA
Unity Gain Bandwidth				3		MHz
DIODE SENSE RESISTANCE						
D_{SENSE}				250		m Ω
THERMAL SHUTDOWN						
Tsd	Thermal Shutdown Threshold			165		$^\circ\text{C}$
	Thermal Shutdown Hysteresis			25		$^\circ\text{C}$

6.6 Typical Characteristics




Figure 1. Oscillator Frequency vs R_T




Figure 2. Oscillator Frequency vs Temperature

Typical Characteristics (continued)




Figure 3. Soft Start Current vs Temperature




Figure 4. V_{CC} vs I_{CC}




Figure 5. V_{CC} vs V_{IN}




Figure 6. Error Amplifier Gain and Phase

Typical Characteristics (continued)




Figure 7. Demoboard Efficiency vs I_{OUT} and V_{IN}


7 Detailed Description

7.1 Overview

The LM25574-Q1 switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates a 42-V N-Channel buck switch with an output current capability of 0.5 Amps. The regulator control method is based on current mode control utilizing an emulated current ramp. Peak current mode control provides inherent line voltage feed-forward, cycle-by-cycle current limiting, and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. An oscillator synchronization pin allows multiple LM25574-Q1 regulators to self synchronize or be synchronized to an external clock. The output voltage can be set as low as 1.225 V. Fault protection features include, current limiting, thermal shutdown and remote shutdown capability. The device is available in the TSSOP-16 package.

The functional block diagram and typical application of the LM25574-Q1 are shown in [Functional Block Diagram](#). The LM25574-Q1 can be applied in numerous applications to efficiently step-down a high, unregulated input voltage. The device is well suited for telecom, industrial and automotive power bus voltage ranges.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 High Voltage Start-Up Regulator

The LM25574-Q1 contains a dual-mode internal high voltage startup regulator that provides the V_{CC} bias supply for the PWM controller and boot-strap MOSFET gate driver. The input pin (V_{IN}) can be connected directly to the input voltage, as high as 42 Volts. For input voltages below 9 V, a low dropout switch connects V_{CC} directly to V_{IN} . In this supply range, V_{CC} is approximately equal to V_{IN} . For V_{IN} voltage greater than 9 V, the low dropout switch is disabled and the V_{CC} regulator is enabled to maintain V_{CC} at approximately 7 V. The wide operating range of 6 V to 42 V is achieved through the use of this dual mode regulator.

Feature Description (continued)

The output of the V_{CC} regulator is current limited to 25 mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the V_{CC} UVLO threshold of 5.35 V and the SD pin is greater than 1.225 V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until V_{CC} falls below 5 V or the SD pin falls below 1.125 V.

An auxiliary supply voltage can be applied to the V_{CC} pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3 V, the internal regulator will essentially shut off, reducing the IC power dissipation. The V_{CC} regulator series pass transistor includes a diode between V_{CC} and V_{IN} that should not be forward biased in normal operation. Therefore the auxiliary V_{CC} voltage should never exceed the V_{IN} voltage.

In high voltage applications extra care should be taken to ensure the V_{IN} pin does not exceed the absolute maximum voltage rating of 45 V. During line or load transients, voltage ringing on the V_{IN} line that exceeds the Absolute Maximum Ratings can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.




Figure 8. V_{IN} and V_{CC} Sequencing

7.4 Device Functional Modes

7.4.1 Shutdown and Stand-by Mode

The LM25574-Q1 contains a dual level Shutdown (SD) circuit. When the SD pin voltage is below 0.7 V, the regulator is in a low current shutdown mode. When the SD pin voltage is greater than 0.7 V but less than 1.225 V, the regulator is in standby mode. In standby mode the V_{CC} regulator is active but the output switch is disabled. When the SD pin voltage exceeds 1.225 V, the output switch is enabled and normal operation begins. An internal 5 μ A pull-up current source configures the regulator to be fully operational if the SD pin is left open.

An external set-point voltage divider from V_{IN} to GND can be used to set the operational input range of the regulator. The divider must be designed such that the voltage at the SD pin will be greater than 1.225 V when V_{IN} is in the desired operating range. The internal 5 μ A pull-up current source must be included in calculations of the external set-point divider. Hysteresis of 0.1 V is included for both the shutdown and standby thresholds. The SD pin is internally clamped with a 1 k Ω resistor and an 8 V zener clamp. The voltage at the SD pin should never exceed 14 V. If the voltage at the SD pin exceeds 8 V, the bias current will increase at a rate of 1 mA/V.

The SD pin can also be used to implement various remote enable and disable functions. Pulling the SD pin below the 0.7 V threshold totally disables the controller. If the SD pin voltage is above 1.225 V the regulator will be operational.

7.4.2 Oscillator and Sync Capability

The LM25574-Q1 oscillator frequency is set by a single external resistor connected between the RT pin and the AGND pin. The R_T resistor should be located very close to the device and connected directly to the pins of the IC (RT and AGND). To set a desired oscillator frequency (F), the necessary value for the R_T resistor can be calculated [Equation 1](#):

Device Functional Modes (continued)

$$R_T = \frac{\frac{1}{F} - 580 \times 10^{-9}}{135 \times 10^{-12}} \quad (1)$$

The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be of higher frequency than the free-running frequency set by the R_T resistor. A clock circuit with an open drain output is the recommended interface from the external clock to the SYNC pin. The clock pulse duration should be greater than 15 ns.




Figure 9. Sync from External Clock




Figure 10. Sync from Multiple Devices

Multiple LM25574-Q1 devices can be synchronized together simply by connecting the SYNC pins together. In this configuration all of the devices will be synchronized to the highest frequency device. The diagram in [Figure 11](#) illustrates the SYNC input/output features of the LM25574-Q1. The internal oscillator circuit drives the SYNC pin with a strong pull-down and weak pull-up inverter. When the SYNC pin is pulled low either by the internal oscillator or an external clock, the ramp cycle of the oscillator is terminated and a new oscillator cycle begins. Thus, if the SYNC pins of several LM25574-Q1 IC's are connected together, the IC with the highest internal clock frequency will pull the connected SYNC pins low first and terminate the oscillator ramp cycles of the other IC's. The LM25574-Q1 with the highest programmed clock frequency will serve as the master and control the switching frequency of the all the devices with lower oscillator frequency.

Device Functional Modes (continued)





Figure 11. Simplified Oscillator Block Diagram and SYNC I/O Circuit

7.4.3 Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.225 V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network, as illustrated in [Functional Block Diagram](#). This network creates a pole at DC, a zero and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

7.4.4 Ramp Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulsewidth. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling small pulsewidths and duty cycles is necessary for regulation. The LM25574-Q1 utilizes a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements; a sample and hold DC level and an emulated current ramp.

Device Functional Modes (continued)

Figure 12. Composition of Current Sense Signal

The sample and hold DC level illustrated in [Figure 12](#) is derived from a measurement of the re-circulating Schottky diode anode current. The re-circulating diode anode should be connected to the IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample and hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the V_{in} and V_{out} voltages per [Equation 2](#):

$$I_{RAMP} = (10 \mu \times (V_{IN} - V_{OUT})) + 50 \mu A \quad (2)$$

Proper selection of the RAMP capacitor depends upon the selected value of the output inductor. The value of C_{RAMP} can be selected from: $C_{RAMP} = L \times 5 \times 10^{-6}$, where L is the value of the output inductor in Henrys. With this value, the scale factor of the emulated current ramp will be approximately equal to the scale factor of the DC level sample and hold (2.0 V / A). The C_{RAMP} capacitor should be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

For duty cycles greater than 50%, peak current mode control circuits are subject to sub-harmonic oscillation. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 50 μA of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some high output voltage, high duty cycle applications, additional slope may be required. In these applications, a pull-up resistor may be added between the V_{CC} and RAMP pins to increase the ramp slope compensation.

For $V_{OUT} > 7.5$ V:

Calculate optimal slope current, $I_{OS} = V_{OUT} \times 10 \mu A/V$.

For example, at $V_{OUT} = 10$ V, $I_{OS} = 100 \mu A$.

Install a resistor from the RAMP pin to V_{CC} :

$$R_{RAMP} = V_{CC} / (I_{OS} - 50 \mu A)$$

Device Functional Modes (continued)




Figure 13. R_{RAMP} to V_{CC} for V_{OUT} > 7.5 V

7.4.5 Maximum Duty Cycle and Input Drop-out Voltage

There is a forced off-time of 500 ns implemented each cycle to guarantee sufficient time for the diode current to be sampled. This forced off-time limits the maximum duty cycle of the buck switch. The maximum duty cycle will vary with the operating frequency.

$$D_{MAX} = 1 - F_s \times 500 \text{ ns} \quad (3)$$

Where F_s is the oscillator frequency. Limiting the maximum duty cycle will raise the input dropout voltage. The input dropout voltage is the lowest input voltage required to maintain regulation of the output voltage. An approximation of the input dropout voltage is:

$$V_{inMIN} = \frac{V_{out} + V_D}{1 - F_s \times 500 \text{ ns}} \quad (4)$$

Where V_D is the voltage drop across the re-circulatory diode. Operating at high switching frequency raises the minimum input voltage necessary to maintain regulation.

7.4.6 Current Limit

The LM25574-Q1 contains a unique current monitoring scheme for control and over-current protection. When set correctly, the emulated current sense signal provides a signal which is proportional to the buck switch current with a scale factor of 2.0 V / A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.4 V (0.7 A) the present current cycle is terminated (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage the switch current may overshoot due to the propagation delay of the current limit comparator. If an overshoot should occur, the diode current sampling circuit will detect the excess inductor current during the off-time of the buck switch. If the sample and hold DC level exceeds the 1.4 V current limit threshold, the buck switch will be disabled and skip pulses until the diode current sampling circuit detects the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is forced to decay following any current overshoot.

7.4.7 Soft-Start

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The internal soft-start current source, set to 10 μ A, gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the reference input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.

In the event a fault is detected (over-temperature, V_{CC} UVLO, SD) the soft-start capacitor will be discharged. When the fault condition is no longer present a new soft-start sequence will commence.

7.4.8 Boost Pin

The LM25574-Q1 integrates an N-Channel buck switch and associated floating high voltage level shift / gate driver. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. A 0.022 μ F ceramic capacitor, connected with short traces between the BST pin and SW pin, is recommended. During the off-time of the buck switch, the SW pin voltage is approximately –0.5 V and the bootstrap capacitor is charged from V_{CC} through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch will be forced off each cycle for 500 ns to ensure that the bootstrap capacitor is recharged.

Device Functional Modes (continued)

Under very light load conditions or when the output voltage is pre-charged, the SW voltage will not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW pin rises, the bootstrap capacitor will not receive sufficient voltage to operate the buck switch gate driver. For these applications, the PRE pin can be connected to the SW pin to pre-charge the bootstrap capacitor. The internal pre-charge MOSFET and diode connected between the PRE pin and PGND turns on each cycle for 250 ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current will flow through the pre-charge MOSFET/diode.

7.4.9 Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 External Components

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in [Table 1](#). The circuit shown in [Functional Block Diagram](#) is configured for the following specifications:

- $V_{OUT} = 5\text{ V}$
- $V_{IN} = 7\text{ V to } 42\text{ V}$
- $F_S = 300\text{ kHz}$
- Minimum load current (for CCM) = 100 mA
- Maximum load current = 0.5 A

8.1.2 R3 (R_T)

R_T sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 300 kHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of R_T for 300 kHz switching frequency can be calculated in [Equation 5](#):

$$R_T = \frac{[(1 / 300 \times 10^3) - 580 \times 10^{-9}]}{135 \times 10^{-12}} \quad (5)$$

The nearest standard value of 21 k Ω was chosen for R_T .

Application Information (continued)

8.1.3 L1

The inductor value is determined based on the operating frequency, load current, ripple current, and the minimum and maximum input voltage ($V_{IN(min)}$, $V_{IN(max)}$).




Figure 14. Inductor Current Waveform

To keep the circuit in continuous conduction mode (CCM), the maximum ripple current I_{RIPPLE} should be less than twice the minimum load current, or 0.2 A p-p. Using this value of ripple current, the value of inductor ($L1$) is calculated using the following:

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{RIPPLE} \times F_S \times V_{IN(max)}} \quad (6)$$

$$L1 = \frac{5V \times (42V - 5V)}{0.2A \times 300 \text{ kHz} \times 42V} = 73 \mu H \quad (7)$$

This procedure provides a guide to select the value of $L1$. The nearest standard value (100 μH) will be used. $L1$ must be rated for the peak current (I_{PK+}) to prevent saturation. During normal loading conditions, the peak current occurs at maximum load current plus maximum ripple. During an overload condition the peak current is limited to 0.7 A nominal (0.85 A maximum). The selected inductor (see [Table 1](#)) has a conservative 1.0 Amp saturation current rating. For this manufacturer, the saturation rating is defined as the current necessary for the inductance to reduce by 30%, at 20°C.

8.1.4 C3 (C_{RAMP})

With the inductor value selected, the value of $C3$ (C_{RAMP}) necessary for the emulation ramp circuit is:

$$C_{RAMP} = L \times 5 \times 10^{-6} \quad (8)$$

Where L is in Henrys

With $L1$ selected for 100 μH the recommended value for $C3$ is 470 pF (nearest standard value).

8.1.5 C9

The output capacitor, $C9$ smoothes the inductor ripple current and provides a source of charge for transient loading conditions. For this design a 22 μF ceramic capacitor was selected. The ceramic capacitor provides ultra low ESR to reduce the output ripple voltage and noise spikes. An approximation for the output ripple voltage is:

$$\Delta V_{OUT} = \Delta I_L \times \left(ESR + \frac{1}{8 \times F_S \times C_{OUT}} \right) \quad (9)$$

8.1.6 C1

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the V_{IN} pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the V_{IN} pin steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turn-off. The average current into V_{IN} during the on-time is the load current. The input capacitance should be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is $I_{RMS} > I_{OUT} / 2$.

Application Information (continued)

Quality ceramic capacitors with a low ESR should be selected for the input filter. To allow for capacitor tolerances and voltage effects, one 1.0 μF , 100 V ceramic capacitor will be used. If step input voltage transients are expected near the maximum rating of the LM25574-Q1, a careful evaluation of ringing and possible spikes at the device VIN pin should be completed. An additional damping network or input voltage clamp may be required in these cases.

8.1.7 C8

The capacitor at the VCC pin provides noise filtering and stability for the V_{CC} regulator. The recommended value of C8 should be no smaller than 0.1 μF , and should be a good quality, low ESR, ceramic capacitor. A value of 0.47 μF was selected for this design.

8.1.8 C7

The bootstrap capacitor between the BST and the SW pins supplies the gate current to charge the buck switch gate at turn-on. The recommended value of C7 is 0.022 μF , and should be a good quality, low ESR, ceramic capacitor.

8.1.9 C4

The capacitor at the SS pin determines the soft-start time, that is the time for the reference voltage and the output voltage, to reach the final regulated value. The time is determined from Equation 10:

$$t_{\text{ss}} = \frac{C4 \times 1.225\text{V}}{10 \mu\text{A}} \quad (10)$$

For this application, a C4 value of 0.01 μF was chosen which corresponds to a soft-start time of 1 ms.

8.1.10 R5, R6

R5 and R6 set the output voltage level, the ratio of these resistors is calculated from Equation 11:

$$R5/R6 = (V_{\text{OUT}} / 1.225 \text{ V}) - 1 \quad (11)$$

For a 5 V output, the R5 and R6 ratio calculates to 3.082. The resistors should be chosen from standard value resistors, a good starting point is selection in the range of 1.0 k Ω - 10 k Ω . Values of 5.11 k Ω for R5, and 1.65 k Ω for R6 were selected.

8.1.11 R1, R2, C2

A voltage divider can be connected to the SD pin to set a minimum operating voltage $V_{\text{IN(min)}}$ for the regulator. If this feature is required, the easiest approach to select the divider resistor values is to select a value for R1 (between 10 k Ω and 100 k Ω recommended) then calculate R2 from Equation 12:

$$R2 = 1.225 \times \left(\frac{R1}{V_{\text{IN(min)}} + (5 \times 10^{-6} \times R1) - 1.225} \right) \quad (12)$$

Capacitor C2 provides filtering for the divider. The voltage at the SD pin should never exceed 8 V, when using an external set-point divider it may be necessary to clamp the SD pin at high input voltage conditions. The reference design utilizes the full range of the LM25574-Q1 (6 V to 42 V); therefore these components can be omitted. With the SD pin open circuit the LM25574-Q1 responds once the V_{CC} UVLO threshold is satisfied.

8.1.12 R4, C5, C6

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components, R4 and C5. The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM25574-Q1 is as follows:

$$\text{DC Gain}_{(\text{MOD})} = G_{\text{m}(\text{MOD})} \times R_{\text{LOAD}} = 0.5 \times R_{\text{LOAD}} \quad (13)$$

The dominant low frequency pole of the modulator is determined by the load resistance (R_{LOAD}) and output capacitance (C_{OUT}). The corner frequency of this pole is:

$$f_{\text{p}(\text{MOD})} = 1 / (2\pi R_{\text{LOAD}} C_{\text{OUT}}) \quad (14)$$

Application Information (continued)

For $R_{LOAD} = 20 \, \Omega$ and $C_{OUT} = 22 \, \mu F$ then $f_{p(MOD)} = 362 \, \text{Hz}$

DC Gain_(MOD) = $0.5 \times 20 = 20 \, \text{dB}$

For the design example of [Functional Block Diagram](#) the following modulator gain vs. frequency characteristic was measured as shown in [Figure 15](#).




Figure 15. Gain and Phase of Modulator $R_{LOAD} = 20 \, \text{Ohms}$ and $C_{OUT} = 22 \, \mu F$

Components R4 and C5 configure the error amplifier as a type II configuration which has a pole at DC and a zero at $f_z = 1 / (2\pi R4 C5)$. The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

For the design example, a target loop bandwidth (crossover frequency) of 25 kHz was selected. The compensation network zero (f_z) should be selected at least an order of magnitude less than the target crossover frequency. This constrains the product of R4 and C5 for a desired compensation network zero $1 / (2\pi R4 C5)$ to be less than 2 kHz. Increasing R4, while proportionally decreasing C5, increases the error amp gain. Conversely, decreasing R4 while proportionally increasing C5, decreases the error amp gain. For the design example C5 was selected for 0.022 μF and R4 was selected for 24.9 k Ω . These values configure the compensation network zero at 290 Hz. The error amp gain at frequencies greater than f_z is: $R4 / R5$, which is approximately 5 (14 dB).




Figure 16. Error Amplifier Gain and Phase

The overall loop can be predicted as the sum (in dB) of the modulator gain and the error amp gain.

Application Information (continued)





Figure 17. Overall Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response. C6 can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of C6 must be sufficiently small since the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by C6 is: $f_{p2} = f_z \times C5 / C6$.

8.1.13 Bias Power Dissipation Reduction


Buck regulators operating with high input voltage can dissipate an appreciable amount of power for the bias of the IC. The V_{CC} regulator must step-down the input voltage V_{IN} to a nominal V_{CC} level of 7 V. The large voltage drop across the V_{CC} regulator translates into a large power dissipation within the V_{CC} regulator. There are several techniques that can significantly reduce this bias regulator power dissipation. [Figure 18](#) and [Figure 19](#) depict two methods to bias the IC from the output voltage. In each case the internal V_{CC} regulator is used to initially bias the VCC pin. After the output voltage is established, the VCC pin potential is raised above the nominal 7 V regulation level, which effectively disables the internal V_{CC} regulator. The voltage applied to the VCC pin should never exceed 14 V. The V_{CC} voltage should never be larger than the V_{IN} voltage.

Application Information (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 18. VCC Bias from VOUT for 8 V < VOUT < 14 V




Copyright © 2017, Texas Instruments Incorporated

Figure 19. VCC Bias with Additional Winding on the Output Inductor

8.2 Typical Application

8.2.1 Typical Schematic for High Frequency (1 MHz) Application



Copyright © 2017, Texas Instruments Incorporated

9 Layout

9.1 Layout Guidelines

9.1.1 PCB Layout and Thermal Considerations

The circuit in [Functional Block Diagram](#) serves as both a block diagram of the LM25574-Q1 and a typical application board schematic for the LM25574-Q1. In a buck regulator there are two loops where currents are switched very fast. The first loop starts from the input capacitors, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the regulator IS pins, to the diode anode, to the inductor and then out to the load. Minimizing the loop area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation. A ground plane in the PC board is recommended as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the regulator. Connect all of the low power ground connections (C_{SS} , R_T , C_{RAMP}) directly to the regulator AGND pin. Connect the AGND and PGND pins together through the topside copper trace. Place several vias in this trace to the ground plane.

The two highest power dissipating components are the re-circulating diode and the LM25574-Q1 regulator IC. The easiest method to determine the power dissipated within the LM25574-Q1 is to measure the total conversion losses ($P_{in} - P_{out}$) then subtract the power losses in the Schottky diode, output inductor and snubber resistor. An approximation for the Schottky diode loss is $P = (1-D) \times I_{out} \times V_{fwd}$. An approximation for the output inductor power is $P = I_{OUT}^2 \times R \times 1.1$, where R is the DC resistance of the inductor and the 1.1 factor is an approximation for the AC losses. If a snubber is used, an approximation for the damping resistor power dissipation is $P = V_{IN}^2 \times F_{sw} \times C_{snub}$, where F_{sw} is the switching frequency and C_{snub} is the snubber capacitor.

The most significant variables that affect the power dissipated by the LM25574-Q1 are the output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The operating frequency of the LM25574-Q1 evaluation board has been designed for 300 kHz. When operating at 0.5 A output current with a 42 V input the power dissipation of the LM25574-Q1 regulator is approximately 0.36 W.

The junction-to-ambient thermal resistance of the LM25574-Q1 will vary with the application. The most significant variables are the area of copper in the PC board, and the amount of forced air cooling provided. The junction-to-ambient thermal resistance of the LM25574-Q1 mounted in the evaluation board varies from 90°C/W with no airflow to 60°C/W with 900 LFM (Linear Feet per Minute). With a 25°C ambient temperature and no airflow, the predicted junction temperature for the LM25574-Q1 will be $25 + (90 \times 0.36) = 57^\circ\text{C}$. If the evaluation board is operated at 0.5 A output current, 42 V input voltage and high ambient temperature for a prolonged period of time the thermal shutdown protection within the IC may activate. The IC will turn off allowing the junction to cool, followed by restart with the soft-start capacitor reset to zero.

Table 1. 5 V, 0.5 A Demo Board Bill of Materials

ITEM		PART NUMBER	DESCRIPTION	VALUE
C	1	C3225X7R2A105M	CAPACITOR, CER, TDK	1 μ , 100 V
C	2	OPEN	NOT USED	
C	3	C0805A471K1GAC	CAPACITOR, CER, KEMET	470 p, 100 V
C	4	C2012X7R2A103K	CAPACITOR, CER, TDK	0.01 μ , 100 V
C	5	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022 μ , 100 V
C	6	OPEN	NOT USED	
C	7	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022 μ , 100 V
C	8	C2012X7R1C474M	CAPACITOR, CER, TDK	0.47 μ , 16 V
C	9	C3225X7R1C226M	CAPACITOR, CER, TDK	22 μ , 16 V
D	1	CMSH2-60M	DIODE, 60V, CENTRAL	
L	1	DR74-101	INDUCTOR, COOPER	100 μ H
R	1	OPEN	NOT USED	
R	2	OPEN	NOT USED	
R	3	CRCW08052102F	RESISTOR	21 k Ω
R	4	CRCW08052492F	RESISTOR	24.9 k Ω

Layout Guidelines (continued)

Table 1. 5 V, 0.5 A Demo Board Bill of Materials (continued)

ITEM		PART NUMBER	DESCRIPTION	VALUE
R	5	CRCW08055111F	RESISTOR	5.11 k Ω
R	6	CRCW08051651F	RESISTOR	1.65 k Ω
U	1	LM25574-Q1	REGULATOR, TEXAS INSTRUMENTS	

9.2 Layout Example




Figure 20. Component Side




Figure 21. Solder Side

Layout Example (continued)




Figure 22. Silkscreen

10 デバイスおよびドキュメントのサポート

10.1 デバイス・サポート

10.1.1 開発サポート

10.1.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、LM25574-Q1デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他のソリューションと比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

ほとんどの場合、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
- 設計のレポートをPDFで印刷し、同僚と設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

10.4 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

10.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

11 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM25574QMT/NOPB	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L25574 QMT
LM25574QMT/NOPB.A	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L25574 QMT
LM25574QMT/NOPB.B	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L25574 QMT
LM25574QMTX/NOPB	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L25574 QMT
LM25574QMTX/NOPB.A	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L25574 QMT
LM25574QMTX/NOPB.B	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L25574 QMT

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM25574-Q1 :

- Catalog : [LM25574](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM25574QMTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM25574QMTX/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM25574QMT/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574QMT/NOPB.A	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574QMT/NOPB.B	PW	TSSOP	16	92	495	8	2514.6	4.06



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月