



🕳 Order

Now







**LM25145** JAJSDA6 – JUNE 2017

# LM25145 デューティ・サイクル範囲の広い6V~42V同期整流降圧DC/DC コントローラ

# 1 特長

Texas

INSTRUMENTS

- 多用途な同期整流降圧DC/DCコントローラ
  - 広い入力電圧範囲: 6V~42V
  - 可変出力電圧: 0.8V~40V
- EN55022/CISPR 22 EMI標準に準拠
- 無損失のR<sub>DS(on)</sub>またはシャント電流センシング
- 100kHz~1MHzのスイッチング周波数
   SYNC InおよびSYNC Out機能
- 最小オン時間40nsによる高V<sub>IN</sub>/V<sub>OUT</sub>率
- 最小オフ時間140nsによる低ドロップアウト
- フィードバック精度±1%の0.8V基準電圧
- 標準のV<sub>TH</sub> MOSFET用の7.5Vゲート・ドライバ
  - 14nsのアダプティブ・デッドタイム制御
  - ソース2.3A、シンク3.5Aの能力
  - ローサイドのソフトスタートによるプリバイアス付きス タートアップ
- 可変ソフトスタート、またはオプションの電圧ト ラッキング
- 高速のラインおよび負荷過渡応答
  - 電圧モード制御とラインのフィードフォワード
  - ゲイン帯域幅の高いエラー・アンプ
- 高精度のイネーブル入力とオープンドレインのパ ワー・グッド・インジケータによるシーケンシン グと制御
- 本質的な保護機能による堅牢な設計
  - Hiccupモード過電流保護
  - ヒステリシス付きの入力UVLO
  - VCCおよびゲート・ドライブのUVLO保護
  - ヒステリシス付きのサーマル・シャットダウン保護
- ウェッタブル・フランク付きVQFN-20パッケージ
- WEBENCH<sup>®</sup> Power Designerにより、LM25145 を使用するカスタム設計を作成

- 2 アプリケーション
- テレコム・インフラストラクチャ
- ファクトリ・オートメーション
- テストおよび測定
- 産業用モータ駆動

# 3 概要

LM25145 42V同期整流降圧コントローラは、高い入力電 圧の電源、または高い過渡電圧が発生する入力レールか らのレギュレーションを行うよう設計されており、外部の サージ抑制コンポーネントの必要性を最小限に抑えます。 ハイサイド・スイッチの最小のオン時間は40nsで、大きな 降圧率を使用できるため、24V公称入力から低電圧レー ルへの直接降圧変換が可能になり、システムの複雑性とソ リューションのコストを下げることができます。LM25145 は最低6Vの入力電圧ディップ時にも動作を継続でき、必 要に応じてほぼ100%のデューティ・サイクルでも動作でき るため、高性能の産業用制御、ロボティクス、データコム、 RFパワー・アンプのアプリケーションに最適です。


強制PWM (FPWM)動作により周波数変動が排除され、 EMIが最小化されます。また、ユーザー選択のダイオー ド・エミュレーション機能により軽負荷の状況で消費電力が 抑えられます。サイクル単位の過電流保護は、ローサイド MOSFETの両端での電圧降下測定、またはオプションの 電流センシング抵抗を使用して行われます。スイッチング 周波数は最大1MHzまで設定可能で、外部クロック・ソー スと同期できるため、ノイズに敏感なアプリケーションで ビート周波数を排除できます。

## 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
LM25145	VQFN (20)	3.50mm×4.50mm

(1) 提供されているすべてのパッケージについては、データシートの末 尾にある注文情報を参照してください。

# 代表的なアプリケーション回路と効率特性、V<sub>OUT</sub> = 5V、F<sub>SW</sub> = 225kHz



# TEXAS INSTRUMENTS

www.tij.co.jp

# 目次

1	特長	:1
2	アプ	リケーション1
3	概要	
4	改訂	'履歴2
5	概要	(続き)3
6	Pin	Configuration and Functions 4
	6.1	Wettable Flanks 5
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings 6
	7.3	Recommended Operating Conditions 7
	7.4	Thermal Information 7
	7.5	Electrical Characteristics7
	7.6	Switching Characteristics 10
	7.7	Typical Characteristics 11
8	Deta	ailed Description 16
	8.1	Overview 16
	8.2	Functional Block Diagram 16
	8.3	Feature Description 17

	8.4	Device Functional Modes	25
9	App	lication and Implementation	27
	9.1	Application Information	27
	9.2	Typical Applications	36
10	Pow	ver Supply Recommendations	47
11	Lay	out	48
	11.1	Layout Guidelines	48
	11.2	Layout Example	<mark>51</mark>
12	デバ	イスおよびドキュメントのサポート	53
	12.1	デバイス・サポート	53
	12.2	ドキュメントのサポート	<mark>53</mark>
	12.3	関連リンク	<mark>5</mark> 4
	12.4		
	12.5	コミュニティ・リソース	54
	12.6	商標	54
	12.7	静電気放電に関する注意事項	54
	12.8	Glossary	
13	メカニ	ニカル、パッケージ、および注文情報	54

# 4 改訂履歴

日付	改訂内容	注
2017年6月	*	初版



www.tij.co.jp

# 5 概要(続き)

LM25145電圧モード・コントローラは、外部のハイサイドおよびローサイドNチャネル電力スイッチを、標準スレッショルドの MOSFETに適した、堅牢な7.5Vのゲート・ドライバで駆動します。適応型タイミングのゲート・ドライブと、ソース2.3A、シンク 3.5Aの能力から、スイッチング遷移時にボディ・ダイオードの導通が最小化され、スイッチング損失が低減し、高い入力電 圧と高周波数でMOSFETを駆動するときの特性が改善されます。LM25145はスイッチング・レギュレータの出力、または他 の利用可能な電源で駆動できるため、さらに効率が向上します。


SYNCOUTでの、内部発振器に対して180°位相がずれたクロック出力は、カスケードまたはマルチチャネルの電源で入力 コンデンサのリップル電流とEMIフィルタのサイズを減らすため理想的です。LM25145の追加機能として、構成可能なソフト スタート、フォルト報告および出力監視用のオープン・ドレインのパワー・グッド・モニタ、プリバイアス負荷への単調スタート アップ、VCCバイアス電源レギュレータおよびブートストラップ・ダイオードの搭載、外部電源のトラッキング、可変のライン低 電圧誤動作防止(UVLO)を行うための高精度のヒステリシス付きイネーブル入力、Hiccupモードの過負荷保護、自動回復 機能付きのサーマル・シャットダウン保護があります。

LM25145コントローラは3.5mm×4.5mmの熱的に強化された20ピンのVQFNパッケージで供給され、高電圧ピンには追加のスペースを設け、ウェッタブル・フランクを採用してハンダ接合部フィレットの光学検査を容易に行えます。

TEXAS INSTRUMENTS

www.ti.com

# 6 Pin Configuration and Functions



Connect Exposed Pad on bottom to AGND and PGND on the PCB.

### **Pin Functions**

	PIN	<b>TYPE</b> <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE.	DESCRIPTION
1	EN/UVLO	I	Enable input and undervoltage lockout programming pin. If the EN/UVLO voltage is below 0.4 V, the controller is in the shutdown mode with all functions disabled. If the EN/UVLO voltage is greater than 0.4 V and less than 1.2 V, the regulator is in standby mode with the VCC regulator operational, the SS pin grounded, and no switching at the HO and LO outputs. If the EN/UVLO voltage is above 1.2 V, the SS/TRK pin is allowed to ramp and pulse-width modulated gate drive signals are delivered to the HO and LO pins. A 10- $\mu$ A current source is enabled when EN/UVLO exceeds 1.2 V and flows through the external UVLO resistor divider to provide hysteresis. Hysteresis can be adjusted by varying the resistance of the external divider.
2	RT	I	Oscillator frequency adjust pin. The internal oscillator is programmed with a single resistor between RT and the AGND. The recommended maximum oscillator frequency is 1 MHz. An RT pin resistor is required even when using the SYNCIN pin to synchronize to an external clock.
3	SS/TRK	I	Soft-start and voltage tracking pin. An external capacitor and an internal 10- $\mu$ A current source set the ramp rate of the error amplifier reference during start-up. When the SS/TRK pin voltage is less than 0.8 V, the SS/TRK voltage controls the noninverting input of the error amp. When the SS/TRK voltage exceeds 0.8 V, the amplifier is controlled by the internal 0.8-V reference. SS/TRK is discharged to ground during standby and fault conditions. After start-up, the SS/TRK voltage is clamped 115 mV above the FB pin voltage. If FB falls due to a load fault, SS/TRK is discharged to a level 115 mV above FB to provide a controlled recovery when the fault is removed. Voltage tracking can be implemented by connecting a low impedance reference between 0 V and 0.8 V to the SS/TRK pin. The 10- $\mu$ A SS/TRK charging current flows into the reference and produces a voltage error if the impedance is not low. Connect a minimum capacitance from SS/TRK to AGND of 2.2 nF.
4	COMP	0	Low impedance output of the internal error amplifier. The loop compensation network should be connected between the COMP pin and the FB pin.
5	FB	I	Feedback connection to the inverting input of the internal error amplifier. A resistor divider from the output to this pin sets the output voltage level. The regulation threshold at the FB pin is nominally 0.8 V.

(1) P = Power, G = Ground, I = Input, O = Output.



# **Pin Functions (continued)**

	PIN			
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION	
6	AGND	Р	Analog ground. Return for the internal 0.8-V voltage reference and analog circuits.	
7	SYNCOUT	0	Synchronization output. Logic output that provides a clock signal that is 180° out-of-phase with the high- side FET gate drive. Connect SYNCOUT of the master LM25145 to the SYNCIN pin of a second LM25145 to operate two controllers at the same frequency with 180° interleaved high-side FET switch turnon transitions. Note that the SYNCOUT pin does not provide 180° interleaving when the controller is operating from an external clock that is different from the free-running frequency set by the RT resistor.	
8	SYNCIN	I	Dual function pin for providing an optional clock input and for enabling diode emulation by the low-side MOSFET. Connecting a clock signal to the SYNCIN pin synchronizes switching to the external clock. Diode emulation by the low-side MOSFET is disabled when the controller is synchronized to an external clock, and negative inductor current can flow in the low-side MOSFET with light loads. A continuous logic low state at the SYNCIN pin enables diode emulation to prevent reverse current flow in the inductor. Diode emulation results in DCM operation at light loads, which improves efficiency. A logic high state at the SYNCIN pin disables diode emulation producing forced-PWM (FPWM) operation. During soft-start when SYNCIN is high or a clock signal is present, the LM25145 operates in diode emulation mode until the output is in regulation, then gradually increases the SW zero-cross threshold, resulting in a gradual transition from DCM to FPWM.	
9	NC		No electrical connection.	
10	PGOOD	0	Power Good indicator. This pin is an open-drain output. A high state indicates that the voltage at the FB pin is within a specified tolerance window centered at 0.8 V.	
11	ILIM	I	Current limit adjust and current sense comparator input. A current sourced from the ILIM pin through a external resistor programs the threshold voltage for valley current limiting. The opposite end of the threshold adjust resistor can be connected to either the drain of the low-side MOSFET for R <sub>DS(on)</sub> sens or to a current sense resistor connected to the source of the low-side FET.	
12	PGND	Р	Power ground return pin for the low-side MOSFET gate driver. Connect directly to the source of the low- side MOSFET or the ground side of a shunt resistor.	
13	LO	Р	Low-side MOSFET gate drive output. Connect to the gate of the low-side synchronous rectifier FET through a short, low inductance path.	
14	VCC	0	Output of the 7.5-V bias regulator. Locally decouple to PGND using a low ESR/ESL capacitor located as close to the controller as possible. Controller bias can be supplied from an external supply that is greater than the internal VCC regulation voltage. Use caution when applying external bias to ensure that the applied voltage is not greater than the minimum VIN voltage and does not exceed the VCC pin maximum operating rating, see <i>Recommended Operating Conditions</i> .	
15	EP		Pin internally connected to exposed pad of the package. Electrically isolated.	
16	NC		No electrical connection.	
17	BST	0	Bootstrap supply for the high-side gate driver. Connect to the bootstrap capacitor. The bootstrap capacitor supplies current to the high-side FET gate and should be placed as close to controller as possible. If an external bootstrap diode is used to reduce the time required to charge the bootstrap capacitor, connect the cathode of the diode to the BST pin and anode to VCC.	
18	НО	Р	High-side MOSFET gate drive output. Connect to the gate of the high-side MOSFET through a short, low inductance path.	
19	SW	Р	Switching node of the buck controller. Connect to the bootstrap capacitor, the source terminal of the high- side MOSFET and the drain terminal of the low-side MOSFET using short, low inductance paths.	
20	VIN	Р	Supply voltage input for the VCC LDO regulator.	
_	EP	_	Exposed pad of the package. Electrically isolated. Solder to the system ground plane to reduce thermal resistance.	

# 6.1 Wettable Flanks

100% automated visual inspection (AVI) post-assembly is typically required to meet requirements for high reliability and robustness. Standard quad-flat no-lead (VQFN) packages do not have solderable or exposed pins and terminals that are easily viewed. It is therefore difficult to determine visually whether or not the package is successfully soldered onto the printed-circuit board (PCB). The wettable-flank process was developed to resolve the issue of side-lead wetting of leadless packaging. The LM25145 is assembled using a 20-pin VQFN package with wettable flanks to provide a visual indicator of solderability, which reduces the inspection time and manufacturing costs.



# 7 Specifications

# 7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to 125°C (unless otherwise noted).<sup>(1)</sup>

		MIN	MAX	UNIT	
	VIN	-0.3	45		
	SW	-1	45		
	SW (20-ns transient)	-5	45		
lanut valta saa	ILIM	-1	45	V	
Input voltages	EN/UVLO	-0.3	45	V	
	VCC	-0.3	14		
	FB, COMP, SS/TRK, RT	-0.3	6		
	SYNCIN	-0.3	14		
	BST	-0.3	60	-	
	BST to VCC		45		
Output welte nee	BST to SW	-0.3	14	V	
Output voltages	VCC to BST (20-ns transient)		7	V	
	LO (20-ns transient)	-3		1	
	PGOOD	-0.3	14		
Operating junction tempe	rature, T <sub>J</sub>		150	°C	
Storage temperature, T <sub>stg</sub>	]	-55	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 125°C (unless otherwise noted).<sup>(1)</sup>

	•		MIN	NOM MAX	UNIT	
VI		VIN	6	42		
		SW	-1	42		
	Input voltages	ILIM	-1	42	V	
		External VCC bias rail	8	13		
		EN/UVLO	0	42		
		BST	-0.3	55		
V	O dan ku ka	BST to VCC		42	V	
Vo	Output voltages	BST to SW	5	13	v	
		PGOOD		13		
I <sub>SINK</sub> , Sink/source currents	SYNCOUT	-1	1			
	PGOOD		2	mA		
TJ	Operating junction tempe	erature	-40	125	°C	

(1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see *Electrical Characteristics*.

# 7.4 Thermal Information

		LM25145	
	THERMAL METRIC <sup>(1)</sup>	RGY (VQFN)	UNIT
		20 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	36.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	28	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	11.8	°C/W
ΨJT	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Electrical Characteristics

Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 125°C junction temperature range unless otherwise stated.  $V_{IN} = 24$  V,  $V_{EN/UVLO} = 1.5$  V,  $R_{RT} = 25$  k $\Omega$  unless otherwise stated. <sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SU	PPLY	•	i.			
V <sub>IN</sub>	Operating input voltage range		6		42	V
I <sub>Q-RUN</sub>	Operating input current, not switching	$V_{EN/UVLO} = 1.5 \text{ V}, V_{SS/TRK} = 0 \text{ V}$		1.8	2.1	mA
I <sub>Q-STBY</sub>	Standby input current	V <sub>EN/UVLO</sub> = 1 V		1.75	2	mA
I <sub>Q-SDN</sub>	Shutdown input current	$V_{EN/UVLO} = 0 V, V_{VCC} < 1 V$		13.5	16	μA
VCC REG	JLATOR	•				
V <sub>VCC</sub>	VCC regulation voltage		7.3	7.5	7.7	V
V <sub>VCC-LDO</sub>	VIN to VCC dropout voltage	$V_{VIN} = 6 V, V_{SS/TRK} = 0 V, I_{VCC} = 20 mA$		0.25	0.63	V
I <sub>SC-LDO</sub>	VCC short-circuit current	$V_{SS/TRK} = 0 V, V_{VCC} = 0 V$	40	50	70	mA
V <sub>VCC-UV</sub>	VCC undervoltage threshold	V <sub>VCC</sub> rising	4.8	4.93	5.2	V
V <sub>VCC-UVH</sub>	VCC undervoltage hysteresis	Rising threshold – falling threshold		0.26		V

(1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(2) The junction temperature (T<sub>J</sub> in °C) is calculated from the ambient temperature (T<sub>A</sub> in °C) and power dissipation (P<sub>D</sub> in Watts) as follows:  $T_J = T_A + (P_D \cdot R_{\theta JA})$  where  $R_{\theta JA}$  (in °C/W) is the package thermal impedance provided in *Thermal Information*.

# **Electrical Characteristics (continued)**

Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 125°C junction temperature range unless otherwise stated.  $V_{IN} = 24$  V,  $V_{EN/UVLO} = 1.5$  V,  $R_{RT} = 25$  k $\Omega$  unless otherwise stated.<sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>VCC-EXT</sub>	Minimum external bias supply voltage	Voltage required to disable VCC regulator	8			V
Ivcc	External VCC input current, not switching	$V_{SS/TRK} = 0 V, V_{VCC} = 13 V$			2.1	mA
ENABLE A	ND INPUT UVLO					
V <sub>SDN</sub>	Shutdown to standby threshold	V <sub>EN/UVLO</sub> rising		0.42		V
V <sub>SDN-HYS</sub>	Shutdown threshold hysteresis	EN/UVLO rising – falling threshold		50		mV
V <sub>EN</sub>	Standby to operating threshold	V <sub>EN/UVLO</sub> rising	1.164	1.2	1.236	V
I <sub>EN-HYS</sub>	Standby to operating hysteresis current	V <sub>EN/UVLO</sub> = 1.5 V	9	10	11	μA
	<b>IPLIFIER</b>					
V <sub>REF</sub>	FB reference voltage	FB connected to COMP	792	800	808	mV
I <sub>FB-BIAS</sub>	FB input bias current	V <sub>FB</sub> = 0.8 V	-0.1		0.1	μA
V <sub>COMP-OH</sub>	COMP output high voltage	V <sub>FB</sub> = 0 V, COMP sourcing 1 mA		5		V
V <sub>COMP-OL</sub>	COMP output low voltage	COMP sinking 1 mA			0.3	V
AVOL	DC gain			94		dB
GBW	Unity gain bandwidth			6.5		MHz
SOFT-STA	RT AND VOLTAGE TRACKING					
I <sub>SS</sub>	SS/TRK capacitor charging current	$V_{SS/TRK} = 0 V$	8.5	10	12	μΑ
R <sub>SS</sub>	SS/TRK discharge FET resistance	$V_{EN/UVLO} = 1 \text{ V}, V_{SS/TRK} = 0.1 \text{ V}$		11		Ω
V <sub>SS-FB</sub>	SS/TRK to FB offset		-15		15	mV
V <sub>SS-CLAMP</sub>	SS/TRK clamp voltage	$V_{SS/TRK} - V_{FB}$ , $V_{FB} = 0.8$ V		115		mV
POWER G	OOD INDICATOR					
PG <sub>UTH</sub>	FB upper threshold for PGOOD high to low	% of $V_{REF}$ , $V_{FB}$ rising	106%	108%	110%	
PG <sub>LTH</sub>	FB lower threshold for PGOOD high to low	% of $V_{REF}$ , $V_{FB}$ falling	90%	92%	94%	
PG <sub>HYS_U</sub>	PGOOD upper threshold hysteresis	% of V <sub>REF</sub>		3%		
PG <sub>HYS_L</sub>	PGOOD lower threshold hysteresis	% of V <sub>REF</sub>		2%		
T <sub>PG-RISE</sub>	PGOOD rising filter	FB to PGOOD rising edge		25		μs
T <sub>PG-FALL</sub>	PGOOD falling filter	FB to PGOOD falling edge		25		μs
V <sub>PG-OL</sub>	PGOOD low state output voltage	$V_{FB} = 0.9 \text{ V}, \text{ I}_{PGOOD} = 2 \text{ mA}$			150	mV
I <sub>PG-OH</sub>	PGOOD high state leakage current	V <sub>FB</sub> = 0.8 V, V <sub>PGOOD</sub> = 13 V			100	nA
OSCILLAT	OR		· ·		I	
F <sub>SW1</sub>	Oscillator Frequency – 1	R <sub>RT</sub> = 100 kΩ		100		kHz
F <sub>SW2</sub>	Oscillator Frequency – 2	R <sub>RT</sub> = 25 kΩ	380	400	420	kHz
F <sub>SW3</sub>	Oscillator Frequency – 3	R <sub>RT</sub> = 12.5 kΩ		780		kHz
SYNCHRO	NIZATION INPUT AND OUTPUT					
F <sub>SYNC</sub>	SYNCIN external clock frequency range	% of nominal frequency set by $R_{RT}$	-20%		+50%	
V <sub>SYNC-IH</sub>	Minimum SYNCIN input logic high		2			V
V <sub>SYNC-IL</sub>	Maximum SYNCIN input logic low				0.8	V
R <sub>SYNCIN</sub>	SYNCIN input resistance	V <sub>SYNCIN</sub> = 3 V		20		kΩ
T <sub>SYNCI-PW</sub>	SYNCIN input minimum pulsewidth	Minimum high state or low state duration	50			ns
V <sub>SYNCO-OH</sub>	SYNCOUT high state output voltage	$I_{SYNCOUT} = -1 \text{ mA} \text{ (sourcing)}$	3			V
V <sub>SYNCO-OL</sub>	SYNCOUT low state output voltage	I <sub>SYNCOUT</sub> = 1 mA (sinking)			0.4	V
T <sub>SYNCOUT</sub>	Delay from HO rising to SYNCOUT leading edge	$V_{SYNCIN} = 0 V, T_S = 1/F_{SW},$ F <sub>SW</sub> set by R <sub>RT</sub>	Т	<sub>5</sub> /2 – 140		ns



# **Electrical Characteristics (continued)**

Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 125°C junction temperature range unless otherwise stated.  $V_{IN} = 24$  V,  $V_{EN/UVLO} = 1.5$  V,  $R_{RT} = 25$  k $\Omega$  unless otherwise stated.<sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>SYNCIN</sub>	Delay from SYNCIN leading edge to HO rising	50% to 50%		150		ns
BOOTSTR	AP DIODE AND UNDERVOLTAGE THE	RESHOLD				
V <sub>BST-FWD</sub>	Diode forward voltage, VCC to BST	VCC to BST, BST pin sourcing 20 mA		0.75	0.9	V
I <sub>Q-BST</sub>	BST to SW quiescent current, not switching	$V_{SS/TRK} = 0 V, V_{SW} = 24 V, V_{BST} = 30 V$		80		μA
V <sub>BST-UV</sub>	BST to SW undervoltage detection	$V_{BST} - V_{SW}$ falling		3.4		V
V <sub>BST-HYS</sub>	BST to SW undervoltage hysteresis	$V_{BST} - V_{SW}$ rising		0.42		V
PWM CON	FROL					
T <sub>ON(MIN)</sub>	Minimum controllable on-time	$V_{BST}-V_{SW}$ = 7 V, HO 50% to 50%		40	60	ns
T <sub>OFF(MIN)</sub>	Minimum off-time	$V_{BST} - V_{SW}$ = 7 V, HO 50% to 50%		140	200	ns
DC <sub>100kHz</sub>	Maximum dute avala	$F_{SW}$ = 100 kHz, 6 V ≤ V <sub>VIN</sub> ≤ 42 V	98%	99%		
DC <sub>400kHz</sub>	Maximum duty cycle	$F_{SW}$ = 400 kHz, 6 V ≤ V <sub>VIN</sub> ≤ 42 V	90%	94%		
V <sub>RAMP(min)</sub>	Ramp valley voltage (COMP at 0% duty cycle)			300		mV
k <sub>FF</sub>	PWM feedforward gain (V <sub>IN</sub> / V <sub>RAMP</sub> )	$6 \text{ V} \leq \text{V}_{\text{VIN}} \leq 42 \text{ V}$		15		V/V
OVERCUR	RENT PROTECT (OCP) – VALLEY CU	RRENT LIMITING				
I <sub>RS</sub>	ILIM source current, R <sub>SENSE</sub> mode	Low voltage detected at ILIM	90	100	110	μA
IRDSON	ILIM source current, R <sub>DS(on)</sub> mode	SW voltage detected at ILIM, $T_J = 25^{\circ}C$	180	200	220	μA
I <sub>RSTC</sub>	ILIM current tempco	R <sub>DS-ON</sub> mode		4500		ppm/°C
I <sub>RDSONTC</sub>	ILIM current tempco	R <sub>SENSE</sub> mode		0		ppm/°C
V <sub>ILIM-TH</sub>	ILIM comparator threshold at ILIM		-8	-2	3.5	mV
	RCUIT PROTECT (SCP) – DUTY CYCL	E CLAMP				
V <sub>CLAMP-OS</sub>	Clamp offset voltage – no current limiting	CLAMP to COMP steady state offset voltage	0.2	+ V <sub>VIN</sub> /75		V
V <sub>CLAMP-MIN</sub>	Minimum clamp voltage	CLAMP voltage with continuous current limiting	0.3	+ V <sub>VIN</sub> /150		V
HICCUP M	DDE FAULT PROTECTION	· · · · · · · · · · · · · · · · · · ·			1	
C <sub>HICC-DEL</sub>	Hiccup mode activation delay	Clock cycles with current limiting before hiccup off-time activated		128		cycles
CHICCUP	Hiccup mode off-time after activation	Clock cycles with no switching followed by SS/TRK release		8192		cycles
DIODE EM	JLATION					
V <sub>ZCD-SS</sub>	Zero-cross detect (ZCD) soft-start ramp	ZCD threshold measured at SW pin 50 clock cycles after first HO pulse		0		mV
V <sub>ZCD-DIS</sub>	Zero-cross detect disable threshold (CCM)	ZCD threshold measured at SW pin 1000 clock cycles after first HO pulse		200		mV
V <sub>DEM-TH</sub>	Diode emulation zero-cross threshold	Measured at SW with $V_{SW}$ rising	-5	0	5	mV
GATE DRIV	/ERS					
R <sub>HO-UP</sub>	HO high-state resistance, HO to BST	$V_{BST} - V_{SW} = 7 \text{ V}, \text{ I}_{HO} = -100 \text{ mA}$		1.5		Ω
R <sub>HO-DOWN</sub>	HO low-state resistance, HO to SW	$V_{BST}-V_{SW}=7~V,~I_{HO}=100~mA$		0.9		Ω
R <sub>LO-UP</sub>	LO high-state resistance, LO to VCC	$V_{BST} - V_{SW} = 7 \text{ V}, I_{LO} = -100 \text{ mA}$		1.5		Ω
R <sub>LO-DOWN</sub>	LO low-state resistance, LO to PGND	$V_{BST} - V_{SW} = 7 \text{ V}, I_{LO} = 100 \text{ mA}$		0.9		Ω
I <sub>HOH</sub> , I <sub>LOH</sub>	HO, LO source current	$V_{BST} - V_{SW} = 7 V$ , HO = SW, LO = AGND		2.3		А
I <sub>HOL</sub> , I <sub>LOL</sub>	HO, LO sink current	$V_{BST} - V_{SW} = 7 V$ , HO = BST, LO = VCC		3.5		А
	SHUTDOWN					
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		175		°C
T <sub>SD-HYS</sub>	Thermal shutdown hysteresis			20		°C

# 7.6 Switching Characteristics


Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>HO-TR</sub> T <sub>LO-TR</sub>	HO, LO rise times	$V_{BST} - V_{SW}$ = 7 V, $C_{LOAD}$ = 1 nF, 20% to 80%		7		ns
T <sub>HO-TF</sub> T <sub>LO-TF</sub>	HO, LO fall times	$V_{BST} - V_{SW}$ = 7 V, $C_{LOAD}$ = 1 nF, 80% to 20%		4		ns
T <sub>HO-DT</sub>	HO turnon dead time	$V_{BST}-V_{SW}$ = 7 V, LO off to HO on, 50% to 50%		14		ns
T <sub>LO-DT</sub>	LO turnon dead time	$V_{BST}-V_{SW}$ = 7 V, HO off to LO on, 50% to 50%		14		ns



# 7.7 Typical Characteristics

V<sub>VIN</sub> = 24 V, R<sub>RT</sub> = 25 kΩ, SYNCIN tied to VCC, EN/UVLO tied to VIN (unless otherwise noted).




Copyright © 2017, Texas Instruments Incorporated

LM25145 JAJSDA6 – JUNE 2017 Texas Instruments

www.ti.com

# **Typical Characteristics (continued)**


V<sub>VIN</sub> = 24 V, R<sub>RT</sub> = 25 kΩ, SYNCIN tied to VCC, EN/UVLO tied to VIN (unless otherwise noted).





# **Typical Characteristics (continued)**





LM25145 JAJSDA6 – JUNE 2017


www.ti.com

STRUMENTS

ÈXAS

# **Typical Characteristics (continued)**


V<sub>VIN</sub> = 24 V, R<sub>RT</sub> = 25 kΩ, SYNCIN tied to VCC, EN/UVLO tied to VIN (unless otherwise noted).





# **Typical Characteristics (continued)**


V<sub>VIN</sub> = 24 V, R<sub>RT</sub> = 25 kΩ, SYNCIN tied to VCC, EN/UVLO tied to VIN (unless otherwise noted).



# 8 Detailed Description

# 8.1 Overview

The LM25145 is a 42-V synchronous buck controller that features all of the functions necessary to implement a high efficiency step-down power supply with output voltage ranging from 0.8 V to 40 V. The voltage-mode control architecture uses input feedforward for excellent line transient response over a wide V<sub>IN</sub> range. Voltage-mode control supports the wide duty cycle range for high input voltage and low dropout applications as well as when a high voltage conversion ratio (for example, 10-to-1) is required. Current sensing for cycle-by-cycle current limit can be implemented with either the low-side FET R<sub>DS(on)</sub> or a current sense resistor. The operating frequency is programmable from 100 kHz to 1 MHz. The LM25145 drives external high-side and low-side NMOS power switches with robust 7.5-V gate drivers suitable for standard threshold MOSFETs. Adaptive dead-time control between the high-side and low-side drivers is designed to minimize body diode conduction during switching transitions. An external bias supply can be connected to the VCC pin to improve efficiency in high-voltage applications. A user-selectable diode emulation feature enables discontinuous conduction mode operation for improved efficiency and lower dissipation at light-load conditions.



# 8.2 Functional Block Diagram

Copyright © 2017, Texas Instruments Incorporated

**NSTRUMENTS** 

**EXAS** 



## 8.3.1 Input Range (VIN)

The LM25145 operational input voltage range is from 6 V to 42 V. The device is intended for step-down conversions from 12-V, 24-V, 28-V and 36-V unregulated, semiregulated, and fully-regulated supply rails. The application circuit of Figure 31 shows all the necessary components to implement an LM25145-based wide- $V_{IN}$  step-down regulator using a single supply. The LM25145 uses an internal LDO subregulator to provide a 7.5-V VCC bias rail for the gate drive and control circuits (assuming the input voltage is higher than 7.5 V plus the necessary subregulator dropout specification).




Figure 31. Schematic Diagram for VIN Operating Range of 6 V to 42 V

In high voltage applications, take extra care to ensure the VIN pin does not exceed the absolute maximum voltage rating of 55 V during line or load transient events. Voltage ringing on the VIN pin that exceeds the *Absolute Maximum Ratings* can damage the IC. Use high-quality ceramic input capacitors to minimize ringing. An RC filter from the input rail to the VIN pin (for example, 4.7  $\Omega$  and 0.1  $\mu$ F) provides supplementary filtering at the VIN pin.

## 8.3.2 Output Voltage Setpoint and Accuracy (FB)

The reference voltage at the FB pin is set at 0.8 V with a feedback system accuracy over the full junction temperature range of  $\pm 1\%$ . Junction temperature range for the device is -40°C to +125°C. While dependent on switching frequency and load current levels, the LM25145 is generally capable of providing output voltages in the range of 0.8 V to a maximum of slightly less than VIN. The DC output voltage setpoint during normal operation is set by the feedback resistor network, R<sub>FB1</sub> and R<sub>FB2</sub>, connected to the output.

## 8.3.3 High-Voltage Bias Supply Regulator (VCC)

The LM25145 contains an internal high-voltage VCC regulator that provides a bias supply for the PWM controller and its gate drivers for the external MOSFETs. The input pin (VIN) can be connected directly to an input voltage source up to 42 V. The output of the VCC regulator is set to 7.5 V. However, when the input voltage is below the VCC setpoint level, the VCC output tracks  $V_{IN}$  with a small voltage drop. Connect a ceramic decoupling capacitor between 1  $\mu$ F and 5  $\mu$ F from VCC to AGND for stability.

LM25145



# Feature Description (continued)

The VCC regulator output has a current limit of 40 mA (minimum). At power up, the regulator sources current into the capacitor connected to the VCC pin. When the VCC voltage exceeds its rising UVLO threshold of 4.93 V, the output is enabled (if EN/UVLO is above 1.2 V) and the soft-start sequence begins. The output remain active until the VCC voltage falls below its falling UVLO threshold of 4.67 V (typical) or if EN/UVLO goes to a standby or shutdown state.

Internal power dissipation of the VCC regulator can be minimized by connecting the output voltage or an auxiliary bias supply rail (up to 13 V) to VCC using a diode  $D_{VCC}$  as shown in Figure 32. A diode in series with the input prevents reverse current flow from VCC to VIN if the input voltage falls below the external VCC rail.




Figure 32. VCC Bias Supply Connection From VOUT or Auxiliary Supply

Note that a finite bias supply regulator dropout voltage exists and is manifested to a larger extent when driving high gate charge ( $Q_G$ ) power MOSFETs at elevated switching frequencies. For example, at  $V_{VIN} = 6$  V, the VCC voltage is 5.8 V with a DC operating current,  $I_{VCC}$ , of 20 mA. Such a low gate drive voltage may be insufficient to fully enhance the power MOSFETs. At the very least, MOSFET on-state resistance,  $R_{DS(ON)}$ , may increase at such low gate drive voltage.

Here are the main considerations when operating at input voltages below 7.5 V:

- Increased MOSFET R<sub>DS(on)</sub> at lower V<sub>GS</sub>, leading to Increased conduction losses and reduced OCP setpoint.
- Increased switching losses given the slower switching times when operating at lower gate voltages.
- Restricted range of suitable power MOSFETs to choose from (MOSFETs with  $R_{DS(on)}$  rated at  $V_{GS}$  = 4.5 V become mandatory).

# 8.3.4 Precision Enable (EN/UVLO)

The EN/UVLO input supports adjustable input undervoltage lockout (UVLO) with hysteresis programmed by the resistor values for application specific power-up and power-down requirements. EN/UVLO connects to a comparator-based input referenced to a 1.2-V bandgap voltage. An external logic signal can be used to drive the EN/UVLO input to toggle the output ON and OFF and for system sequencing or protection. The simplest way to enable the operation of the LM25145 is to connect EN/UVLO directly to VIN. This allows self start-up of the LM25145 when  $V_{CC}$  is within its valid operating range. However, many applications benefit from using a resistor divider  $R_{UV1}$  and  $R_{UV2}$  as shown in Figure 33 to establish a precision UVLO level.

Use Equation 1 and Equation 2 to calculate the UVLO resistors given the required input turnon and turnoff voltages.

$$R_{UV1} = \frac{V_{IN(on)} - V_{IN(off)}}{I_{HYS}}$$

$$R_{UV2} = R_{UV1} \cdot \frac{V_{EN}}{V_{IN(on)} - V_{EN}}$$
(1)
(2)



### **Feature Description (continued)**





Figure 33. Programmable Input Voltage UVLO Turnon and Turnoff

The LM25145 enters a low  $I_Q$  shutdown mode when EN/UVLO is pulled below approximately 0.4 V. The internal LDO regulator powers off and the internal bias supply rail collapses, shutting down the bias currents of the LM25145. The LM25145 operates in standby mode when the EN/UVLO voltage is between the hard shutdown and precision enable (standby) thresholds.

# 8.3.5 Power Good Monitor (PGOOD)

The LM25145 provides a PGOOD flag pin to indicate when the output voltage is within a regulation window. Use the PGOOD signal as shown in Figure 34 for start-up sequencing of downstream converters, fault protection, and output monitoring. PGOOD is an open-drain output that requires a pullup resistor to a DC supply not greater than 13 V. The typical range of pullup resistance is 10 k $\Omega$  to 100 k $\Omega$ . If necessary, use a resistor divider to decrease the voltage from a higher voltage pullup rail.



Copyright © 2017, Texas Instruments Incorporated

Figure 34. Master-Slave Sequencing Implementation Using PGOOD and EN/UVLO

When the FB voltage exceeds 94% of the internal reference  $V_{REF}$ , the internal PGOOD switch turns off and PGOOD can be pulled high by the external pullup. If the FB voltage falls below 92% of  $V_{REF}$ , the internal PGOOD switch turns on, and PGOOD is pulled low to indicate that the output voltage is out of regulation. Similarly, when the FB voltage exceeds 108% of  $V_{REF}$ , the internal PGOOD switch turns on, pulling PGOOD low. If the FB voltage subsequently falls below 105% of  $V_{REF}$ , the PGOOD switch is turned off and PGOOD is pulled high. PGOOD has a built-in deglitch delay of 25 µs.



## Feature Description (continued)

# 8.3.6 Switching Frequency (RT, SYNCIN)

There are two options for setting the switching frequency,  $F_{SW}$ , of the LM25145, thus providing a power supply designer with a level of flexibility when choosing external components for various applications. To adjust the frequency, use a resistor from the RT pin to AGND, or synchronize the LM25145 to an external clock signal through the SYNCIN pin.

# 8.3.6.1 Frequency Adjust

Adjust the LM25145 free-running switching frequency by using a resistor from the RT pin to AGND. The switching frequency range is from 100 kHz to 1 MHz. The frequency set resistance,  $R_{RT}$ , is governed by Equation 3. E96 standard-value resistors for common switching frequencies are given in Table 1.

$$\mathsf{R}_{\mathsf{RT}}\big[\mathsf{k}\Omega\big] = \frac{10^4}{\mathsf{F}_{\mathsf{SW}}\big[\mathsf{k}\mathsf{Hz}\big]}$$

(3)

SWITCHING FREQUENCY (kHz)	FREQUENCY SET RESISTANCE (kΩ)
100	100
200	49.9
250	40.2
300	33.2
400	24.9
500	20
750	13.3
1000	10

### Table 1. Frequency Set Resistors

# 8.3.6.2 Clock Synchronization

Apply an external clock synchronization signal to the LM25145 to synchronize switching in both frequency and phase. Requirements for the external clock SYNC signal are:

- Clock frequency range: 100 kHz to 1 MHz
- Clock frequency: –20% to +50% of the free-running frequency set by R<sub>RT</sub>
- Clock maximum voltage amplitude: 13 V
- Clock minimum pulse width: 50 ns




Figure 35. Typical 400-kHz SYNCIN and SW Voltage Waveforms



Figure 35 shows a clock signal at 400 kHz and the corresponding SW node waveform ( $V_{IN} = 24$  V,  $V_{OUT} = 5$  V, free-running frequency = 280 kHz). The SW voltage waveform is synchronized with respect to the rising edge of SYNCIN. The rising edge of the SW voltage is phase delayed relative to SYNCIN by approximately 100 ns.

## 8.3.7 Configurable Soft-Start (SS/TRK)

After the EN/UVLO pin exceeds its rising threshold of 1.2 V, the LM25145 begins charging the output to the DC level dictated by the feedback resistor network. The LM25145 features an adjustable soft-start (set by a capacitor from the SS/TRK pin to GND) that determines the charging time of the output. A 10- $\mu$ A current source charges this soft-start capacitor. Soft-start limits inrush current as a result of high output capacitance to avoid an overcurrent condition. Stress on the input supply rail is also reduced. The soft-start time, t<sub>SS</sub>, for the output voltage to ramp to its nominal level is set by Equation 4.

$$t_{SS} = \frac{C_{SS} \cdot V_{REF}}{I_{SS}}$$

where

- C<sub>SS</sub> is the soft-start capacitance
- V<sub>REF</sub> is the 0.8-V reference
- I<sub>SS</sub> is the 10-µA current sourced from the SS/TRK pin.

More simply, calculate  $C_{SS}$  using Equation 5.

 $C_{SS}[nF] = 12.5 \cdot t_{SS}[mS]$ 

(5)

(4)

The SS/TRK pin is internally clamped to  $V_{FB}$  + 115 mV to allow a soft-start recovery from an overload event. The clamp circuit requires a soft-start capacitance greater than 2 nF for stability and has a current limit of approximately 2 mA.

## 8.3.7.1 Tracking

The SS/TRK pin also doubles as a tracking pin when master-slave power-supply tracking is required. This tracking is achieved by simply dividing down the output voltage of the master with a simple resistor network. Coincident, ratiometric, and offset tracking modes are possible.

If an external voltage source is connected to the SS/TRK pin, the external soft-start capability of the LM25145 is effectively disabled. The regulated output voltage level is reached when the SS/TRACK pin reaches the 0.8-V reference voltage level. It is the responsibility of the system designer to determine if an external soft-start capacitor is required to keep the device from entering current limit during a start-up event. Likewise, the system designer must also be aware of how fast the input supply ramps if the tracking feature is enabled.





Figure 36. Typical Output Voltage Tracking and PGOOD Waveforms

LM25145 JAJSDA6 – JUNE 2017 TEXAS INSTRUMENTS

www.ti.com

Figure 36 shows a triangular voltage signal directly driving SS/TRK and the corresponding output voltage tracking response. Nominal output voltage here is 5 V, with oscilloscope channel scaling chosen such that the waveforms overlap during tracking. As expected, the PGOOD flag transitions at thresholds of 94% (rising) and 92% (falling) of the nominal output voltage setpoint.

Two practical tracking configurations, ratiometric and coincident, are shown in Figure 37. The most common application is coincident tracking, used in core versus I/O voltage tracking in DSP and FPGA implementations. Coincident tracking forces the master and slave channels to have the same output voltage ramp rate until the slave output reaches its regulated setpoint. Conversely, ratiometric tracking sets the output voltage of the slave to a fraction of the output voltage of the master during start-up.



## Figure 37. Tracking Implementation With Master, Ratiometric Slave, and Coincident Slave Rails

For coincident tracking, connect the SS/TRK input of the slave regulator to a resistor divider from the output voltage of the master that is the same as the divider used on the FB pin of the slave. In other words, simply select  $R_{TRK3} = R_{FB3}$  and  $R_{TRK4} = R_{FB4}$  as shown in . As the master voltage rises, the slave voltage rises identically (aside from the 80-mV offset from SS/TRK to FB when  $V_{FB}$  is below 0.8 V). Eventually, the slave voltage reaches its regulation voltage, at which point the internal reference takes over the regulation while the SS/TRK input continues to 115 mV above FB, and no longer controls the output voltage.

In all cases, to ensure that the output voltage accuracy is not compromised by the SS/TRK voltage being too close to the 0.8-V reference voltage, the final value of the SS/TRK voltage of the slave should be at least 100 mV above FB.

## 8.3.8 Voltage-Mode Control (COMP)

The LM25145 incorporates a voltage-mode control loop implementation with input voltage feedforward to eliminate the input voltage dependence of the PWM modulator gain. This configuration allows the controller to maintain stability throughout the entire input voltage operating range and provides for optimal response to input voltage transient disturbances. The constant gain provided by the controller greatly simplifies loop compensation design because the loop characteristics remain constant as the input voltage changes, unlike a buck converter without voltage feedforward. An increase in input voltage is matched by a concomitant increase in ramp voltage amplitude to maintain constant modulator gain. The input voltage feedforward gain,  $k_{FF}$ , is 15, equivalent to the input voltage divided by the ramp amplitude,  $V_{IN}/V_{RAMP}$ . See *Control Loop Compensation* for more detail.



# 8.3.9 Gate Drivers (LO, HO)


The LM25145 gate driver impedances are low enough to perform effectively in high output current applications where large die-size or paralleled MOSFETs with correspondingly large gate charge,  $Q_G$ , are used. Measured at  $V_{VCC} = 7.5 \text{ V}$ , the low-side driver of the LM25145 has a low impedance pulldown path of 0.9  $\Omega$  to minimize the effect of dv/dt induced turnon, particularly with low gate-threshold voltage MOSFETs. Similarly, the high-side driver has 1.5- $\Omega$  and 0.9- $\Omega$  pullup and pulldown impedances, respectively, for faster switching transition times, lower switching loss, and greater efficiency.


The high-side gate driver works in conjunction with an integrated bootstrap diode and external bootstrap capacitor,  $C_{BST}$ . When the low-side MOSFET conducts, the SW voltage is approximately at 0 V and  $C_{BST}$  is charged from VCC through the integrated boot diode. Connect a 0.1- $\mu$ F or larger ceramic capacitor close to the BST and SW pins.

Furthermore, there is a proprietary adaptive dead-time control on both switching edges to prevent shoot-through and cross-conduction, minimize body diode conduction time, and reduce body diode reverse recovery losses.

# 8.3.10 Current Sensing and Overcurrent Protection (ILIM)

The LM25145 implements a lossless current sense scheme designed to limit the inductor current during an overload or short-circuit condition. Figure 38 portrays the popular current sense method using the on-state resistance of the low-side MOSFET. Meanwhile, Figure 39 shows an alternative implementation with current shunt resistor, R<sub>S</sub>. The LM25145 senses the inductor current during the PWM off-time (when LO is high).











### Figure 39. Shunt Resistor Current Sensing

The ILIM pin of the LM25145 sources a reference current that flows in an external resistor, designated R<sub>ILIM</sub>, to program of the current limit threshold. A current limit comparator on the ILIM pin prevents further SW pulses if the ILIM pin voltage goes below GND. Figure 40 shows the implementation.

Resistor  $R_{ILIM}$  is tied to SW to use the  $R_{DS(on)}$  of the low-side MOSFET as a sensing element (termed  $R_{DS-ON}$  mode). Alternatively,  $R_{ILIM}$  is tied to a shunt resistor connected at the source of the low-side MOSFET (termed  $R_{SENSE}$  mode). The LM25145 detects the appropriate mode at start-up and sets the source current amplitude and temperature coefficient (TC) accordingly.

The ILIM current with  $R_{DS-ON}$  sensing is 200 µA at 27°C junction temperature and incorporates a TC of +4500 ppm/°C to generally track the  $R_{DS(on)}$  temperature variation of the low-side MOSFET. Conversely, the ILIM current is a constant 100 µA in  $R_{SENSE}$  mode. This controls the valley of the inductor current during a steady-state overload at the output. Depending on the chosen mode, select the resistance of  $R_{ILIM}$  using Equation 6.

### LM25145 JAJSDA6 – JUNE 2017

ISTRUMENTS www.ti.com

FXAS

 $\label{eq:R_ILIM} \mathsf{R}_{\mathsf{ILIM}} = \begin{cases} \frac{I_{\mathsf{OUT}} - \Delta I_{\mathsf{L}}/2}{I_{\mathsf{RDSON}}} \cdot \mathsf{R}_{\mathsf{DS(on)Q2}}, \ \mathsf{R}_{\mathsf{DS(on)}} \text{ sensing} \\ \\ \frac{I_{\mathsf{OUT}} - \Delta I_{\mathsf{L}}/2}{I_{\mathsf{RS}}} \cdot \mathsf{R}_{\mathsf{S}}, \ \text{shunt sensing} \end{cases}$ 

where

- $\Delta I_L$  is the peak-to-peak inductor ripple current
- R<sub>DS(on)Q2</sub> is the on-state resistance of the low-side MOSFET
- I<sub>RDSON</sub> is the ILIM pin current in R<sub>DS-ON</sub> mode
- R<sub>s</sub> is the resistance of the current-sensing shunt element, and
- $I_{RS}$  is the ILIM pin current in  $R_{SENSE}$  mode.

(6)

Given the large voltage swings of ILIM in  $R_{DS-ON}$  mode, a capacitor designated  $C_{ILIM}$  connected from ILIM to PGND is essential to the operation of the valley current limit circuit. Choose this capacitance such that the time constant  $R_{ILIM} \cdot C_{ILIM}$  is approximately 6 ns.




Figure 40. OCP Setpoint Defined by Current Source I<sub>RDSON</sub> and Resistor R<sub>ILIM</sub> in R<sub>DS-ON</sub> Mode

Note that current sensing with a shunt component is typically implemented at lower output current levels to provide accurate overcurrent protection. Burdened by the unavoidable efficiency penalty, PCB layout, and additional cost implications, this configuration is not usually implemented in high-current applications (except where OCP setpoint accuracy and stability over the operating temperature range are critical specifications).



#### 8.3.11 OCP Duty Cycle Limiter




Figure 41. OCP Duty Cycle Limiting Waveforms

In addition to valley current limiting, the LM25145 uses a proprietary duty-cycle limiter circuit to reduce the PWM on-time during an overcurrent condition. As shown in Figure 40, an auxiliary PWM comparator along with a modulated CLAMP voltage limits how quickly the on-time increases in response to a large step in the COMP voltage that typically occurs with a voltage-mode control loop architecture.

As depicted in Figure 41, the CLAMP voltage, V<sub>CLAMP</sub>, is normally regulated above the COMP voltage to provide adequate headroom during a response to a load-on transient. If the COMP voltage rises quickly during an overloaded or shorted output condition, the on-time pulse terminates thereby limiting the on-time and peak inductor current. Moreover, the CLAMP voltage is reduced if additional valley current limit events occur, further reducing the average output current.

If the overcurrent condition exists for 128 continuous clock cycles, a hiccup event is triggered and SS is pulled low for 8192 clock cycles before a soft-start sequence is initiated.

## 8.4 Device Functional Modes

### 8.4.1 Shutdown Mode

The EN/UVLO pin provides ON / OFF control for the LM25145. When the EN/UVLO voltage is below 0.37 V (typical), the device is in shutdown mode. Both the internal bias supply LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 13.5  $\mu$ A (typical) at V<sub>IN</sub> = 24 V. The LM25145 also includes undervoltage protection of the internal bias LDO. If the internal bias supply voltage is below its UVLO threshold level, the switching regulator remains off.

### 8.4.2 Standby Mode

The internal bias supply LDO has a lower enable threshold than the switching regulator. When the EN/UVLO voltage exceeds 0.42 V (typical) and is below the precision enable threshold (1.2 V typically), the internal LDO is on and regulating. Switching action and output voltage regulation are disabled in standby mode.



# **Device Functional Modes (continued)**

### 8.4.3 Active Mode

The LM25145 is in active mode when the VCC voltage is above its rising UVLO threshold of 5 V and the EN/UVLO voltage is above the precision EN threshold of 1.2 V. The simplest way to enable the LM25145 is to tie EN/UVLO to VIN. This allows self start-up of the LM25145 when the input voltage exceeds the VCC threshold plus the LDO dropout voltage from VIN to VCC.

### 8.4.4 Diode Emulation Mode

The LM25145 provides a diode emulation feature that can be enabled to prevent reverse (drain-to-source) current flow in the low-side MOSFET. When configured for diode emulation, the low-side MOSFET is switched off when reverse current flow is detected by sensing of the SW voltage using a zero-cross comparator. The benefit of this configuration is lower power loss at no-load and light-load conditions, the disadvantage being slower light-load transient response.

The diode emulation feature is configured with the SYNCIN pin. To enable diode emulation and thus achieve discontinuous conduction mode (DCM) operation at light loads, connect the SYNCIN pin to AGND or leave SYNCIN floating. If forced PWM (FPWM) continuous conduction mode (CCM) operation is desired, tie SYNCIN to VCC either directly or using a pullup resistor. Note that diode emulation mode is automatically engaged to prevent reverse current flow during a prebias start-up. A gradual change from DCM to CCM operation provides monotonic start-up performance.

### 8.4.5 Thermal Shutdown

The LM25145 includes an internal junction temperature monitor. If the temperature exceeds 175°C (typical), thermal shutdown occurs.

When entering thermal shutdown, the device:

- 1. Turns off the low-side and high-side MOSFETs;
- 2. Pulls SS/TRK and PGOOD low;
- 3. Initiates a soft-start sequence when the die temperature decreases by the thermal shutdown hysteresis of 20°C (typical).

This is a non-latching protection, and, as such, the device will cycle into and out of thermal shutdown if the fault persists.



# 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

### 9.1.1 Design and Implementation

To expedite the process of designing of a LM25145-based regulator for a given application, please use the LM25145 Quickstart Calculator available as a free download, as well as numerous LM25145 reference designs populated in TI Designs<sup>TM</sup> reference design library, or the designs provided in *Typical Applications*. The LM25145 is also WEBENCH<sup>®</sup> Designer enabled.

### 9.1.2 Power Train Components

Comprehensive knowledge and understanding of the power train components are key to successfully completing a synchronous buck regulator design.

### 9.1.2.1 Inductor

For most applications, choose an inductance such that the inductor ripple current,  $\Delta I_L$ , is between 30% and 40% of the maximum DC output current at nominal input voltage. Choose the inductance using Equation 7 based on a peak inductor current given by Equation 8.

$$L_{F} = \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{\Delta I_{L} \cdot F_{SW}}\right)$$

$$I_{L(peak)} = I_{OUT} + \frac{\Delta I_{L}}{2}$$
(8)

Check the inductor datasheet to ensure that the saturation current of the inductor is well above the peak inductor current of a particular design. Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can then concentrate on copper loss and preventing saturation. Low inductor core loss is evidenced by reduced no-load input current and higher light-load efficiency. However, ferrite core materials exhibit a hard saturation characteristic and the inductance collapses abruptly when the saturation current is exceeded. This results in an abrupt increase in inductor ripple current, higher output voltage ripple, not to mention reduced efficiency and compromised reliability. Note that the saturation current of an inductor generally deceases as its core temperature increases. Of course, accurate overcurrent protection is key to avoiding inductor saturation.

## 9.1.2.2 Output Capacitors

Ordinarily, the output capacitor energy store of the regulator combined with the control loop response are prescribed to maintain the integrity of the output voltage within the dynamic (transient) tolerance specifications. The usual boundaries restricting the output capacitor in power management applications are driven by finite available PCB area, component footprint and profile, and cost. The capacitor parasitics—equivalent series resistance (ESR) and equivalent series inductance (ESL)—take greater precedence in shaping the load transient response of the regulator as the load step amplitude and slew rate increase.

The output capacitor,  $C_{OUT}$ , filters the inductor ripple current and provides a reservoir of charge for step-load transient events. Typically, ceramic capacitors provide extremely low ESR to reduce the output voltage ripple and noise spikes, while tantalum and electrolytic capacitors provide a large bulk capacitance in a relatively compact footprint for transient loading events.

Based on the static specification of peak-to-peak output voltage ripple denoted by  $\Delta V_{OUT}$ , choose an output capacitance that is larger than that given by Equation 9.

TEXAS INSTRUMENTS

www.ti.com

# **Application Information (continued)**

$$C_{OUT} \ge \frac{\Delta I_{L}}{8 \cdot F_{SW} \sqrt{\Delta V_{OUT}^{2} - (R_{ESR} \cdot \Delta I_{L})^{2}}}$$
(9)

Figure 42 conceptually illustrates the relevant current waveforms during both load step-up and step-down transitions. As shown, the large-signal slew rate of the inductor current is limited as the inductor current ramps to match the new load-current level following a load transient. This slew-rate limiting exacerbates the deficit of charge in the output capacitor, which must be replenished as rapidly as possible during and after the load step-up transient. Similarly, during and after a load step-down transient, the slew rate limiting of the inductor current adds to the surplus of charge in the output capacitor that must be depleted as quickly as possible.




Figure 42. Load Transient Response Representation Showing C<sub>OUT</sub> Charge Surplus or Deficit

In a typical regulator application of 24-V input to low output voltage (for example, 5 V), it should be recognized that the load-off transient represents worst-case. In that case, the steady-state duty cycle is approximately 10% and the large-signal inductor current slew rate when the duty cycle collapses to zero is approximately  $-V_{OUT}/L$ . Compared to a load-on transient, the inductor current takes much longer to transition to the required level. The surplus of charge in the output capacitor causes the output voltage to significantly overshoot. In fact, to deplete this excess charge from the output capacitor as quickly as possible, the inductor current must ramp below its nominal level following the load step. In this scenario, a large output capacitance can be advantageously employed to absorb the excess charge and limit the voltage overshoot.

To meet the dynamic specification of output voltage overshoot during such a load-off transient (denoted as  $\Delta V_{\text{OVERSHOOT}}$  with step reduction in output current given by  $\Delta I_{\text{OUT}}$ ), the output capacitance should be larger than

$$C_{OUT} \ge \frac{L_{F} \cdot \Delta I_{OUT}^{2}}{\left(V_{OUT} + \Delta V_{OVERSHOOT}\right)^{2} - V_{OUT}^{2}}$$
(10)

The ESR of a capacitor is provided in the manufacturer's data sheet either explicitly as a specification or implicitly in the impedance vs. frequency curve. Depending on type, size and construction, electrolytic capacitors have significant ESR, 5 m $\Omega$  and above, and relatively large ESL, 5 nH to 20 nH. PCB traces contribute some parasitic resistance and inductance as well. Ceramic output capacitors, on the other hand, have low ESR and ESL contributions at the switching frequency, and the capacitive impedance component dominates. However, depending on package and voltage rating of the ceramic capacitor, the effective capacitance can drop quite significantly with applied DC voltage and operating temperature.



# **Application Information (continued)**

Ignoring the ESR term in Equation 9 gives a quick estimation of the minimum ceramic capacitance necessary to meet the output ripple specification. One to four 47- $\mu$ F, 10-V, X7R capacitors in 1206 or 1210 footprint is a common choice. Use Equation 10 to determine if additional capacitance is necessary to meet the load-off transient overshoot specification.

A composite implementation of ceramic and electrolytic capacitors highlights the rationale for paralleling capacitors of dissimilar chemistries yet complementary performance. The frequency response of each capacitor is accretive in that each capacitor provides desirable performance over a certain portion of the frequency range. While the ceramic provides excellent mid- and high-frequency decoupling characteristics with its low ESR and ESL to minimize the switching frequency output ripple, the electrolytic device with its large bulk capacitance provides low-frequency energy storage to cope with load transient demands.

## 9.1.2.3 Input Capacitors

Input capacitors are necessary to limit the input ripple voltage to the buck power stage due to switchingfrequency AC currents. TI recommends using X5R or X7R dielectric ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the drain of the high-side MOSFET and the source of the low-side MOSFET. The input capacitor RMS current is given by Equation 11.

$$I_{CIN,rms} = \sqrt{D \cdot \left(I_{OUT}^{2} \cdot (1-D) + \frac{\Delta I_{L}^{2}}{12}\right)}$$
(11)

The highest input capacitor RMS current occurs at D = 0.5, at which point the RMS current rating of the capacitors should be greater than half the output current.

Ideally, the DC component of input current is provided by the input voltage source and the AC component by the input filter capacitors. Neglecting inductor ripple current, the input capacitors source current of amplitude ( $I_{OUT} - I_{IN}$ ) during the D interval and sinks  $I_{IN}$  during the 1–D interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. It follows that the resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, the peak-to-peak ripple voltage amplitude is given by Equation 12.

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1 - D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR}$$
(12)

The input capacitance required for a particular load current, based on an input voltage ripple specification of  $\Delta V_{IN}$ , is given by Equation 13.

$$C_{IN} \ge \frac{D \cdot (1 - D) \cdot I_{OUT}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT})}$$
(13)

Low-ESR ceramic capacitors can be placed in parallel with higher valued bulk capacitance to provide optimized input filtering for the regulator and damping to mitigate the effects of input parasitic inductance resonating with high-Q ceramics. One bulk capacitor of sufficiently high current rating and two or three 2.2- $\mu$ F 100-V X7R ceramic decoupling capacitors are usually sufficient. Select the input bulk capacitor based on its ripple current rating and operating temperature.

## 9.1.2.4 Power MOSFETs

The choice of power MOSFETs has significant impact on DC-DC regulator performance. A MOSFET with low onstate resistance,  $R_{DS(on)}$ , reduces conduction loss, whereas low parasitic capacitances enable faster transition times and reduced switching loss. Normally, the lower the  $R_{DS(on)}$  of a MOSFET, the higher the gate charge and output charge ( $Q_G$  and  $Q_{OSS}$  respectively), and vice versa. As a result, the product  $R_{DS(on)} \times Q_G$  is commonly specified as a MOSFET figure-of-merit. Low thermal resistance ensures that the MOSFET power dissipation does not result in excessive MOSFET die temperature.

The main parameters affecting power MOSFET selection in an LM25145 application are as follows:

- R<sub>DS(on)</sub> at V<sub>GS</sub> = 7.5 V;
- Drain-source voltage rating, BV<sub>DSS</sub>, typically 30 V, 40 V or 60 V, depending on maximum input voltage;



# **Application Information (continued)**

- Gate charge parameters at V<sub>GS</sub> = 7.5 V;
- Output charge, Q<sub>OSS</sub>, at the relevant input voltage;
- Body diode reverse recovery charge, Q<sub>RR</sub>;
- Gate threshold voltage, V<sub>GS(th)</sub>, derived from the plateau in the Q<sub>G</sub> vs. V<sub>GS</sub> plot in the MOSFET data sheet. With a MOSFET Miller plateau voltage typically in the range of 3 V to 5 V, the 7.5-V gate drive amplitude of the LM25145 provides an adequately-enhanced MOSFET when on and a margin against Cdv/dt shootthrough when off.

The MOSFET-related power losses are summarized by the equations presented in Table 2, where suffixes 1 and 2 represent high-side and low-side MOSFET parameters, respectively. While the influence of inductor ripple current is considered, second-order loss modes, such as those related to parasitic inductances and SW node ringing, are not included. Consult the LM25145 Quickstart Calculator to assist with power loss calculations.

POWER LOSS MODE	HIGH-SIDE MOSFET	LOW-SIDE MOSFET
MOSFET Conduction <sup>(1)(2)</sup>	$P_{cond1} = D \cdot \left( I_{OUT}^{2} + \frac{\Delta I_{L}^{2}}{12} \right) \cdot R_{DS(on)1}$	$P_{cond2} = D' \cdot \left( I_{OUT}^{2} + \frac{\Delta I_{L}^{2}}{12} \right) \cdot R_{DS(on)2}$
MOSFET Switching	$P_{sw1} = V_{IN} \cdot F_{SW} \left[ \left( I_{OUT} - \frac{\Delta I_L}{2} \right) \cdot t_R + \left( I_{OUT} + \frac{\Delta I_L}{2} \right) \cdot t_F \right]$	Negligible
MOSFET Gate Drive <sup>(3)</sup>	$\mathbf{P}_{\text{Gate1}} = \mathbf{V}_{\text{CC}} \cdot \mathbf{F}_{\text{SW}} \cdot \mathbf{Q}_{\text{G1}}$	$\mathbf{P}_{\text{Gate2}} = \mathbf{V}_{\text{CC}} \cdot \mathbf{F}_{\text{SW}} \cdot \mathbf{Q}_{\text{G2}}$
MOSFET Output Charge <sup>(4)</sup>	$P_{Coss} = F_{SW} \cdot \big( V_{IN} \cdot C_{IN} \big) $	$\mathbf{Q}_{oss2} + \mathbf{E}_{oss1} - \mathbf{E}_{oss2}$
Body Diode Conduction	N/A	$P_{cond_{BD}} = V_{F} \cdot F_{SW} \bigg[ \bigg( I_{OUT} + \frac{\Delta I_{L}}{2} \bigg) \cdot t_{dt1} + \bigg( I_{OUT} - \frac{\Delta I_{L}}{2} \bigg) \cdot t_{dt2} \bigg]$
Body Diode Reverse Recovery <sup>(5)</sup>	$P_{RR} = V_{IN}$	$F_{SW} \cdot Q_{RR2}$

(1) MOSFET R<sub>DS(on)</sub> has a positive temperature coefficient of approximately 4500 ppm/°C. The MOSFET junction temperature, T<sub>J</sub>, and its rise over ambient temperature is dependent upon the device total power dissipation and its thermal impedance.

(2) D' = 1-D is the duty cycle complement.

(3) Gate drive loss is apportioned based on the internal gate resistance of the MOSFET, externally-added series gate resistance and the relevant driver resistance of the LM25145.

(4) MOSFET output capacitances, C<sub>oss1</sub> and C<sub>oss2</sub>, are highly non-linear with voltage. These capacitances are charged losslessly by the inductor current at high-side MOSFET turn-off. During turn-on, however, a current flows from the input to charge the output capacitance of the low-side MOSFET. E<sub>oss1</sub>, the energy of C<sub>oss1</sub>, is dissipated at turn-on, but this is offset by the stored energy E<sub>oss2</sub> on C<sub>oss2</sub>.

(5) MOSFET body diode reverse recovery charge, Q<sub>RR</sub>, depends on many parameters, particularly forward current, current transition speed and temperature.

The high-side (control) MOSFET carries the inductor current during the PWM on-time (or D interval) and typically incurs most of the switching losses. It is therefore imperative to choose a high-side MOSFET that balances conduction and switching loss contributions. The total power dissipation in the high-side MOSFET is the sum of the losses due to conduction, switching (voltage-current overlap), output charge, and typically two-thirds of the net loss attributed to body diode reverse recovery.

The low-side (synchronous) MOSFET carries the inductor current when the high-side MOSFET is off (or 1–D interval). The low-side MOSFET switching loss is negligible as it is switched at zero voltage – current just commutates from the channel to the body diode or vice versa during the transition dead-times. The LM25145, with its adaptive gate drive timing, minimizes body diode conduction losses when both MOSFETs are off. Such losses scale directly with switching frequency.

In high step-down ratio applications, the low-side MOSFET carries the current for a large portion of the switching period. Therefore, to attain high efficiency, it is critical to optimize the low-side MOSFET for low  $R_{DS(on)}$ . In cases where the conduction loss is too high or the target  $R_{DS(on)}$  is lower than available in a single MOSFET, connect two low-side MOSFETs in parallel. The total power dissipation of the low-side MOSFET is the sum of the losses due to channel conduction, body diode conduction, and typically one-third of the net loss attributed to body diode reverse recovery. The LM25145 is well suited to drive TI's comprehensive portfolio of NexFET<sup>M</sup> power MOSFETs.



### 9.1.3 Control Loop Compensation

The poles and zeros inherent to the power stage and compensator are respectively illustrated by red and blue dashed rings in the schematic embedded in Table 3.

The compensation network typically employed with voltage-mode control is a Type-III circuit with three poles and two zeros. One compensator pole is located at the origin to realize high DC gain. The normal compensation strategy uses two compensator zeros to counteract the LC double pole, one compensator pole located to nullify the output capacitor ESR zero, with the remaining compensator pole located at one-half switching frequency to attenuate high frequency noise. The resistor divider network to FB determines the desired output voltage. Note that the lower feedback resistor, R<sub>FB2</sub>, has no impact on the control loop from an AC standpoint because the FB node is the input to an error amplifier and is effectively at AC ground. Hence, the control loop is designed irrespective of output voltage level. The proviso here is the necessary output capacitance derating with bias voltage and temperature.




Table 3. Buck Regulator Poles and Zeros<sup>(1)(2)</sup>

(1)  $R_{ESR}$  represents the ESR of the output capacitor  $C_{OUT}$ .

(2)  $R_{DAMP}^{DAMP} = D \cdot R_{DS(on)high-side} + (1-D) \cdot R_{DS(on) low-side} + R_{DCR}$ , shown as a lumped element in the schematic, represents the effective series damping resistance.

The small-signal open-loop response of a buck regulator is the product of modulator, power train and compensator transfer functions. The power stage transfer function can be represented as a complex pole pair associated with the output LC filter and a zero related to the ESR of the output capacitor. The DC (and low frequency) gain of the modulator and power stage is  $V_{IN}/V_{RAMP}$ . The gain from COMP to the average voltage at the input of the LC filter is held essentially constant by the PWM line feedforward feature of the LM25145 (15 V/V or 23.5 dB).

STRUMENTS

XAS

Complete expressions for small-signal frequency analysis are presented in Table 4. The transfer functions are denoted in normalized form. While the loop gain is of primary importance, a regulator is not specified directly by its loop gain but by its performance related characteristics, namely closed-loop output impedance and audio susceptibility.

TRANSFER FUNCTION	EXPRESSION		
Open-loop transfer function	$T_{v}(s) = \frac{\hat{v}_{comp}(s)}{\hat{v}_{o}(s)} \cdot \frac{\hat{v}_{o}(s)}{\hat{d}(s)} \cdot \frac{\hat{d}(s)}{\hat{v}_{comp}(s)} = G_{c}(s) \cdot G_{vd}(s) \cdot F_{M}$		
Duty-cycle-to-output transfer function	$G_{vd}(s) = \frac{\hat{v}_{o}(s)}{\hat{d}(s)} \Big _{\substack{\hat{v}_{in}(s)=0\\\hat{i}_{o}(s)=0}} = V_{IN} \frac{1 + \frac{s}{\omega_{ESR}}}{1 + \frac{s}{Q_{o}\omega_{o}} + \frac{s^{2}}{\omega_{o}^{2}}}$ $(1 + \frac{\omega_{z1}}{Q_{o}\omega_{o}} + \frac{s}{\omega_{o}^{2}})$		
Compensator transfer function <sup>(1)</sup>	$G_{c}(s) = \frac{\hat{v}_{comp}(s)}{\hat{v}_{o}(s)} = K_{mid} \frac{\left(1 + \frac{\omega_{z1}}{s}\right) \left(1 + \frac{s}{\omega_{z2}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \left(1 + \frac{s}{\omega_{p2}}\right)}$		
Modulator transfer function	$F_{M} = \frac{\hat{d}(s)}{\hat{v}_{comp}(s)} = \frac{1}{V_{RAMP}}$		

### Table 4. Buck Regulator Small-Signal Analysis

(1) K<sub>mid</sub> = R<sub>C1</sub>/R<sub>FB1</sub> is the mid-band gain of the compensator. By expressing one of the compensator zeros in inverted zero format, the mid-band gain is denoted explicitly.

An illustration of the open-loop response gain and phase is given in Figure 43. The poles and zeros of the system are marked with x and o symbols, respectively, and a + symbol indicates the crossover frequency. When plotted on a log (dB) scale, the open-loop gain is effectively the sum of the individual gain components from the modulator, power stage, and compensator (see Figure 44). The open-loop response of the system is measured experimentally by breaking the loop, injecting a variable-frequency oscillator signal and recording the ensuing frequency response using a network analyzer setup.




Figure 43. Typical Buck Regulator Loop Gain and Phase With Voltage-Mode Control

If the pole located at  $\omega_{p1}$  cancels the zero located at  $\omega_{ESR}$  and the pole at  $\omega_{p2}$  is located well above crossover, the expression for the loop gain,  $T_v(s)$  in Table 4, can be manipulated to yield the simplified expression given in Equation 14.



$$T_{v}(s) = R_{C1} \cdot C_{C3} \cdot \frac{V_{IN}}{V_{RAMP}} \cdot \frac{\omega_{o}^{2}}{s}$$
(14)

Essentially, a multi-order system is reduced to a single-order approximation by judicious choice of compensator components. A simple solution for the crossover frequency, denoted as  $f_c$  in Figure 43, with Type-III voltage-mode compensation is derived as shown in Equation 15 and Equation 16.




Figure 44. Buck Regulator Constituent Gain Components

The loop crossover frequency is usually selected between one-tenth to one-fifth of switching frequency. Inserting an appropriate crossover frequency into Equation 15 gives a target for the mid-band gain of the compensator,  $K_{mid}$ . Given an initial value for  $R_{FB1}$ ,  $R_{FB2}$  is then selected based on the desired output voltage. Values for  $R_{C1}$ ,  $R_{C2}$ ,  $C_{C1}$ ,  $C_{C2}$  and  $C_{C3}$  are calculated from the design expressions listed in Table 5, with the premise that the compensator poles and zeros are set as follows:  $\omega_{z1} = 0.5 \cdot \omega_0$ ,  $\omega_{z2} = \omega_0$ ,  $\omega_{p1} = \omega_{ESR}$ ,  $\omega_{p2} = \omega_{SW}/2$ .

RESISTORS	CAPACITORS
$R_{FB2} = \frac{R_{FB1}}{\left(V_{OUT}/V_{REF}\right) - 1}$	$C_{C1} = \frac{2}{\omega_{z1} \cdot R_{C1}}$
$\mathbf{R}_{C1} = \mathbf{K}_{mid} \cdot \mathbf{R}_{FB1}$	$C_{C2} = \frac{1}{\omega_{p2} \cdot R_{C1}}$
$R_{C2} = \frac{1}{\omega_{p1} \cdot C_{C3}}$	$C_{C3} = \frac{1}{\omega_{z2} \cdot R_{FB1}}$

Table 5. C	Compensation	Component	Selection
------------	--------------	-----------	-----------

Referring to the bode plot in Figure 43, the phase margin, indicated as  $\varphi_M$ , is the difference between the loop phase and  $-180^{\circ}$  at crossover. A target of 50° to 70° for this parameter is considered ideal. Additional phase boost is dialed in by locating the compensator zeros at a frequency lower than the LC double pole (hence why C<sub>C1</sub> is scaled by a factor of 2 above). This helps mitigate the phase dip associated with the LC filter, particularly at light loads when the Q-factor is higher and the phase dip becomes especially prominent. The ramification of low phase in the frequency domain is an under-damped transient response in the time domain.

LM25145 JAJSDA6 – JUNE 2017 INSTRUMENTS

www.ti.com

The power supply designer now has all the necessary expressions to optimally position the loop crossover frequency while maintaining adequate phase margin over the required line, load and temperature operating ranges. The LM25145 *Quickstart Calculator* is available to expedite these calculations and to adjust the bode plot as needed.

# 9.1.4 EMI Filter Design

Switching regulators exhibit negative input impedance, which is lowest at the minimum input voltage. An underdamped LC filter exhibits a high output impedance at the resonant frequency of the filter. For stability, the filter output impedance must be less than the absolute value of the converter input impedance.

$$Z_{IN} = \left| -\frac{V_{IN(min)}^{2}}{P_{IN}} \right|$$

(17)

The EMI filter design steps are as follows:

- Calculate the required attenuation of the EMI filter at the switching frequency, where C<sub>IN</sub> represents the existing capacitance at the input of the switching converter;
- Input filter inductor L<sub>IN</sub> is usually selected between 1 μH and 10 μH, but it can be lower to reduce losses in a high current design;
- Calculate input filter capacitor C<sub>F</sub>.




Figure 45. Buck Regulator With π-Stage EMI Filter

By calculating the first harmonic current from the Fourier series of the input current waveform and multiplying it by the input impedance (the impedance is defined by the existing input capacitor  $C_{IN}$ ), a formula is derived to obtain the required attenuation as shown by Equation 18.

$$Attn = 20 \log \left( \frac{I_{PEAK}}{\pi^2 \cdot F_{SW} \cdot C_{IN}} \cdot 1 \, \mu V \right) \cdot \sin(\pi \cdot D_{MAX}) - V_{MAX}$$
(18)

 $V_{MAX}$  is the allowed dB<sub>µ</sub>V noise level for the applicable EMI standard, for example EN55022 Class B. C<sub>IN</sub> is the existing input capacitance of the buck regulator, D<sub>MAX</sub> is the maximum duty cycle, and I<sub>PEAK</sub> is the peak inductor current. For filter design purposes, the current at the input can be modeled as a square-wave. Determine the EMI filter capacitance C<sub>F</sub> from Equation 19.

$$C_{F} = \frac{1}{L_{IN}} \left( \frac{10^{\frac{|Attn|}{40}}}{2\pi \cdot F_{SW}} \right)^{2}$$
(19)

Adding an input filter to a switching regulator modifies the control-to-output transfer function. The output impedance of the filter must be sufficiently small such that the input filter does not significantly affect the loop gain of the buck converter. The impedance peaks at the filter resonant frequency. The resonant frequency of the filter is given by Equation 20.



$$f_{\rm res} = \frac{1}{2\pi \cdot \sqrt{L_{\rm IN} \cdot C_{\rm F}}}$$
(20)

The purpose of R<sub>D</sub> is to reduce the peak output impedance of the filter at the resonant frequency. Capacitor C<sub>D</sub> blocks the DC component of the input voltage to avoid excessive power dissipation in R<sub>D</sub>. Capacitor C<sub>D</sub> should have lower impedance than R<sub>D</sub> at the resonant frequency with a capacitance value greater than that of the input capacitor C<sub>IN</sub>. This prevents C<sub>IN</sub> from interfering with the cutoff frequency of the main filter. Added damping is needed when the output impedance of the filter is high at the resonant frequency (Q of filter formed by L<sub>IN</sub> and C<sub>IN</sub> is too high). An electrolytic capacitor C<sub>D</sub> can be used for damping with a value given by Equation 21.

$$C_{\rm D} \ge 4 \cdot C_{\rm IN} \tag{21}$$

Select the damping resistor R<sub>D</sub> using Equation 22.

$$\mathsf{R}_\mathsf{D} = \sqrt{\frac{\mathsf{L}_\mathsf{IN}}{\mathsf{C}_\mathsf{IN}}}$$

**F** 

(22)





# 9.2 Typical Applications

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation and test results of an LM25145-powered implementation, please refer to *TI Designs* reference design library.

# 9.2.1 Design 1 – 20-A High-Efficiency Synchronous Buck Regulator for Telecom Power Applications

Figure 46 shows the schematic diagram of a 5-V, 20-A buck regulator with a switching frequency of 500 kHz. In this example, the target full-load efficiency is 94% at a nominal input voltage of 24 V that ranges from 6.5 V to as high as 32 V. The switching frequency is set by means of a synchronization input signal at 500 kHz, and the free-running switching frequency (in the event that the synchronization signal is removed) is set at 450 kHz by resistor  $R_{RT}$ . In terms of control loop performance, the target loop crossover frequency is 70 kHz with a phase margin greater than 50°. The output voltage soft-start time is 4 ms.





## NOTE

This and subsequent design examples are provided herein to showcase the LM25145 controller in several different applications. Depending on the source impedance of the input supply bus, an electrolytic capacitor may be required at the input to ensure stability, particularly at low input voltage and high output current operating conditions. See Power Supply Recommendations for more detail.



# 9.2.1.1 Design Requirements

The intended input, output, and performance-related parameters pertinent to this design example are shown in Table 6.

DESIGN PARAMETER	VALUE
Input voltage range (steady-state)	6.5 V to 32 V
Input transient voltage (peak)	42 V
Output voltage and current	5 V, 20 A
Input voltage UVLO thresholds	6.5 V on, 6 V off
Switching frequency (SYNC in)	500 kHz
Output voltage regulation	±1%
Load transient peak voltage deviation	< 100 mV

## **Table 6. Design Parameters**

### 9.2.1.2 Detailed Design Procedure


The design procedure for an LM25145-based regulator for a given application is streamlined by using the *LM25145 Quickstart Calculator* available as a free download, or by availing of TI's WEBENCH<sup>®</sup> Power Designer.

The selected buck converter powertrain components are cited in Table 7, and many of the components are available from multiple vendors. The MOSFETs in particular are chosen for both lowest conduction and switching power loss, as discussed in detail in *Power MOSFETs*.

The current limit setpoint in this design is set at 26 A based on the resistor  $R_{ILIM}$  and the 2-m $\Omega$   $R_{DS(on)}$  of the low-side MOSFET (typical at  $T_J = 25^{\circ}C$  and  $V_{GS} = 7.5$  V). This design uses a low-DCR, metal-powder inductor and an all-ceramic output capacitor implementation.

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER		
		10 µF, 50 V, X7R, 1210, ceramic	TDK	C3225X7R1H106M		
			Murata	GRM32ER71H106KA12L		
C <sub>IN</sub>	7		AVX	12105C106KAT2A		
			Kemet	C1210C106K5RACTU		
			Taiyo Yuden	UMK325AB7106MM-T		
			Murata	GRM32ER71A476KE15L		
6	7	47 μF, 10 V, X7R, 1210, ceramic	Taiyo Yuden	LMK325B7476MM-TR		
C <sub>OUT</sub>			AVX	1210ZC476KAT2A		
			Kemet	C1210C476M8RAC7800		
		1 μH, 2.3 mΩ, 40 A, 11.15 × 10 × 3.8 mm	Cyntec	CMLE104T-1R0MS2R307		
1	1	1.2 μH, 1.8 mΩ, 25 A, 10.2 × 10.2 × 4.7 mm	Würth Electronik	WE HCI 744325120		
L <sub>F</sub>		1 μH, 2.3 mΩ, 38 A, 10.9 × 10 × 5.0 mm	Panasonic	ETQP5M1R0YLC		
		1 μH, 2.2 mΩ, 36 A, 10.5 × 10 × 6.5 mm	TDK	SPM10065VT-D		
Q <sub>1</sub>	1	40 V, 3.7 m $\Omega$ , high-side MOSFET, SON 5 × 6	Texas Instruments	CSD18503Q5A		
Q <sub>2</sub>	1	40 V, 2 m $\Omega$ , low-side MOSFET, SON 5 × 6	Texas Instruments	CSD18511Q5A		
U <sub>1</sub>	1	Wide V <sub>IN</sub> synchronous buck controller	Texas Instruments	LM25145RGYR		

### Table 7. List of Materials for Design 1



Click here to create a custom design using the LM25145 device with the WEBENCH® Power Designer.


- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues


Get more information about WEBENCH tools at www.ti.com/WEBENCH.



# 9.2.1.4 Application Curves










# 9.2.2 Design 2 – High Density, 12-V, 8-A Rail With LDO Low-Noise Auxiliary Output for Industrial Applications

Figure 57 shows the schematic diagram of a 425-kHz, 12-V output, 8-A synchronous buck regulator intended for RF power applications.

An auxiliary 10-V, 800-mA rail to power noise-sensitive circuits is available using the LP38798 ultra-low noise LDO as a post-regulator. The internal pullup of the EN pin of the LP38798 facilitates direct connection to the PGOOD of the LM25145 for sequential start-up control.



Copyright © 2017, Texas Instruments Incorporated

Figure 57. Application Circuit #2 With LM25145 24-V to 12-V Synchronous Buck Regulator at 425 kHz



### 9.2.2.1 Design Requirements

The required input, output, and performance parameters for this application example are shown in Table 8.

_			
DESIGN PARAMETER	VALUE		
Input voltage range (steady-state)	14.4 V to 36 V		
Input transient voltage (peak)	42 V		
Output voltage and current	12 V, 8 A		
Input UVLO thresholds	14 V on, 13.2 V off		
Switching frequency	425 kHz		
Output voltage regulation	±1%		
Load transient peak voltage deviation, 4-A load step, 1 A/µs	< 150 mV		

### **Table 8. Design Parameters**

## 9.2.2.2 Detailed Design Procedure

A high power density, high-efficiency regulator solution is realized by using TI NexFET<sup>TM</sup> Power MOSFETs, such as CSD18543Q3A (60-V, 8.5-m $\Omega$  MOSFET in a SON 3.3-mm × 3.3-mm package), together with a low-DCR inductor and all-ceramic capacitor design. The design occupies 15 mm × 15 mm on a single-sided PCB. The overcurrent (OC) setpoint in this design is set at 11 A based on the resistor R<sub>ILIM</sub> and the 8.5-m $\Omega$  R<sub>DS(on)</sub> of the low-side MOSFET (typical at T<sub>J</sub> = 25°C and V<sub>GS</sub> = 7.5 V). Connecting VCC to either V<sub>OUT1</sub> or V<sub>OUT2</sub> using a series diode reduces bias power dissipation and improves efficiency, especially at light loads.

The selected buck converter powertrain components are cited in Table 9, including power MOSFETs, buck inductor, input and output capacitors, and ICs. Using the *LM25145 Quickstart Calculator*, compensation components are selected based on a target loop crossover frequency of 70 kHz and phase margin greater than 55°. The output voltage soft-start time is 4 ms based on the selected soft-start capacitance, C<sub>SS</sub>, of 47 nF.

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER	
	4		TDK	C3225X7R1H106M	
C <sub>IN</sub>		10 µF, 50 V, X7R, 1210, ceramic	Murata	GRM32ER71H106KA12L	
			AVX	12105C106KAT2A	
			Murata	GRM32ER71E226KE15L	
C <sub>OUT</sub>	4	22 µF, 25 V, X7R, 1210, ceramic	Taiyo Yuden	TMK325B7226MM-TR	
			TDK	C3225X7R1E226M	
	1	5.6 μH, 17 mΩ, 18 A, 10.85 × 10 × 3.8 mm	Cyntec	CMLS104T-5R6MS	
		5.6 μH, 20 mΩ, 14 A, 10.85 × 10 × 3.8 mm	Delta	MPT1040-5R6H1	
		5.6 μH, 16 mΩ, 12 A, 10.7 × 10 × 4 mm	Bourns	SRP1040-5R6M	
L <sub>F</sub>		5.6 μH, 19.3 mΩ, 16 A, 11 × 10 × 4 mm	Laird	MGV10045R6M-10	
		6.8 μH, 17.5 mΩ, 14 A, 11 × 10 × 3.8 mm	Würth Electronik	WE-LHMI 74437368068	
		6.8 μH, 17.9 mΩ, 25 A, 10.5 × 10 × 4 mm	TDK	SPM10040VT-6R8M-D	
		6.8 μH, 18.3 mΩ, 12.1 A, 10.7 × 10 × 4 mm	Panasonic	ETQP4M6R8KVC	
Q <sub>1</sub> , Q <sub>2</sub>	2	60 V, 8 mΩ, MOSFET, SON 3 × 3	Texas Instruments	CSD18543Q3A	
U <sub>1</sub>	1	Wide VIN synchronous buck controller	Texas Instruments	LM25145RGYR	
U <sub>2</sub>	1	Ultra-low noise and high-PSRR LDO for RF and analog circuits, 4-mm × 4-mm 12-pin WSON	Texas Instruments	LP38798SD-ADJ	


## Table 9. List of Materials for Design 2

If needed, a 2.2- $\Omega$  resistor can be added in series with C<sub>BST</sub> is used to slow the turn-on transition of the high-side MOSFET, reducing the spike amplitude and ringing of the SW node voltage and minimizing the possibility of Cdv/dt-induced shoot-through of the low-side MOSFET. If needed, place an RC snubber (for example, 2.2  $\Omega$  and 100 pF) close to the drain (SW node) and source (PGND) terminals of the low-side MOSFET to further attenuate any SW node voltage overshoot and/or ringing. Please refer to the application note *Reduce Buck Converter EMI and Voltage Stress by Minimizing Inductive Parasitics* for more detail.


Copyright © 2017, Texas Instruments Incorporated



### 9.2.2.2.1 Application Curves







TEXAS INSTRUMENTS

www.ti.com

# 9.2.3 Design 3 – Powering a Multicore DSP From a 24-V Rail



For technical solutions, industry trends, and insights for designing and managing power supplies, please refer to TI's *Power House* blog series.

Figure 70 shows the schematic diagram of a 10-A synchronous buck regulator for a DSP core voltage supply.




Figure 70. Application Circuit #3 With LM25145 DSP Core Voltage Supply



### 9.2.3.1 Design Requirements

For this application example, the intended input, output, and performance parameters are listed in Table 10.

DESIGN PARAMETER	VALUE		
Input voltage range (steady-state)	6 V to 36 V		
Input transient voltage (peak)	42 V		
Output voltage and current	0.9 V to 1.1 V, 10 A		
Output voltage regulation	±1%		
Load transient peak voltage deviation, 10-A step	< 120 mV		
Switching frequency	300 kHz		

#### **Table 10. Design Parameters**

### 9.2.3.2 Detailed Design Procedure

The schematic diagram of a 300-kHz, 24-V nominal input, 10-A regulator powering a KeyStone<sup>™</sup> DSP is given in Figure 70. This high step-down ratio design leverages the low 40-ns minimum controllable on-time of the LM25145 controller to achieve stable, efficient operation at very low duty cycles. 60-V power MOSFETs, such as TI's CSD18543Q3A and CSD18531Q5A NexFET devices, are used together with a low-DCR, metal-powder inductor, and ceramic output capacitor implementation. An external rail between 8 V and 13 V powers VCC to minimize bias power dissipation, and a blocking diode connected to the VIN pin is used as recommended in Figure 32.

The important components for this design are listed in Table 11.

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURER	PART NUMBER	
			TDK	C3225X7R1H106M	
C <sub>IN</sub>	3	10 µF, 50 V, X7R, 1210, ceramic	Murata	GRM32ER71H106KA12L	
			AVX	12105C106KAT2A	
		100 vF 6 2)/ X75 1210 coromic	Murata	GRM32EC70J107ME15L	
		100 μF, 6.3V, X7S, 1210, ceramic	Taiyo Yuden	JMK325AC7107MM-P	
C <sub>OUT</sub>	4		Murata	GRM31CR60J107ME39K	
		100 µF, 6.3V, X5R, 1206, ceramic	TDK	C3216X5R0J107M	
			Würth Electronik	885012108005	
		1 μH, 5.6 mΩ, 16 A, 6.95 × 6.6 × 2.8 mm	Cyntec	CMLE063T-1R0MS	
	1	1 μH, 5.5 mΩ, 12 A, 6.65 × 6.45 × 3.0 mm	Würth Electronik	WE XHMI 74439344010	
L <sub>F</sub>		1 μH, 7.9 mΩ, 16 A, 6.5 × 6.0 × 3.0 mm	Panasonic	ETQP3M1R0YFN	
		1 μH, 6.95 mΩ, 18 A, 6.76 × 6.56 × 3.1 mm	Coilcraft	XEL6030-102ME	
Q <sub>1</sub>	1	60 V, 8.5 m $\Omega$ , high-side MOSFET, SON 3 × 3	Texas Instruments	CSD18543Q3A	
Q <sub>2</sub>	1	60 V, 4 m $\Omega$ , low-side MOSFET, SON 5 × 6	Texas Instruments	CSD18531Q5A	
U <sub>1</sub>	1	Wide VIN synchronous buck controller	Texas Instruments	LM25145RGYR	
U <sub>2</sub>	1	6- or 4-bit VID voltage programmer, WSON-10	Texas Instruments	LM10011SD	
U <sub>3</sub>	1	KeyStone™ DSP	Texas Instruments	TMS320C667x	


#### Table 11. List of Materials for Design 3

The regulator output current requirements are dependent upon the baseline and activity power consumption of the DSP in a real-use case. While baseline power is highly dependent on voltage, temperature and DSP frequency, activity power relates to dynamic core utilization, DDR3 memory access, peripherals, and so on. To this end, the IDAC\_OUT pin of the LM10011 connects to the LM25145 FB pin to allow continuous optimization of the core voltage. The SmartReflex-enabled DSP provides 6-bit information using the VCNTL open-drain I/Os to command the output voltage setpoint with 6.4-mV step resolution.<sup>(1)</sup>

<sup>(1)</sup> Refer to Hardware Design Guide for Keystone I Devices (SPRAB12) and How to Optimize Your DSP Power Budget for further detail.



# 9.2.3.3 Application Curves





# 10 Power Supply Recommendations

The LM25145 buck controller is designed to operate from a wide input voltage range from 6 V to 42 V. The characteristics of the input supply must be compatible with the Absolute Maximum Ratings and Recommended Operating Conditions tables. In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with Equation 23.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

where

• η is the efficiency

(23)

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, special care is required to achieve stable performance. The parasitic inductance and resistance of the input cables may have an adverse affect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the regulator is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10  $\mu$ F to 47  $\mu$ F is usually sufficient to provide input damping and helps to hold the input voltage steady during large load transients.


An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The application report *Simple Success with Conducted EMI for DC-DC Converters* (SNVA489) provides helpful suggestions when designing an input filter for any switching regulator.



# 11 Layout

# 11.1 Layout Guidelines

Proper PCB design and layout is important in a high current, fast switching circuit (with high current and voltage slew rates) to assure appropriate device operation and design robustness. As expected, certain issues must be considered before designing a PCB layout using the LM25145. The high-frequency power loop of the buck converter power stage is denoted by #1 in the shaded area of Figure 75. The topological architecture of a buck converter means that particularly high di/dt current flows in the components of loop #1, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing its effective loop area. Also important are the gate drive loops of the low-side and high-side MOSFETs, denoted by #2 and #3, respectively, in Figure 75.



Copyright © 2017, Texas Instruments Incorporated

## Figure 75. DC-DC Regulator Ground System With Power Stage and Gate Drive Circuit Switching Loops

## 11.1.1 Power Stage Layout

- Input capacitors, output capacitors, and MOSFETs are the constituent components in the power stage of a buck regulator and are typically placed on the top side of the PCB (solder side). The benefits of convective heat transfer are maximized because of leveraging any system-level airflow. In a two-sided PCB layout, small-signal components are typically placed on the bottom side (component side). At least one inner plane should be inserted, connected to ground, to shield and isolate the small-signal traces from noisy power traces and lines.
- 2. The DC-DC converter has several high-current loops. Minimize the area of these loops in order to suppress generated switching noise and parasitic loop inductance and optimize switching performance.
  - Loop #1: The most important loop to minimize the area of is the path from the input capacitor(s) through the high- and low-side MOSFETs, and back to the capacitor(s) through the ground connection. Connect the input capacitor(s) negative terminal close to the source of the low-side MOSFET (at ground). Similarly, connect the input capacitor(s) positive terminal close to the drain of the high-side MOSFET (at VIN). Refer to loop #1 of Figure 75.
  - Another loop, not as critical though as loop #1, is the path from the low-side MOSFET through the inductor and output capacitor(s), and back to source of the low-side MOSFET through ground. Connect the source of the low-side MOSFET and negative terminal of the output capacitor(s) at ground as close as possible.
- 3. The PCB trace defined as SW node, which connects to the source of the high-side (control) MOSFET, the drain of the low-side (synchronous) MOSFET and the high-voltage side of the inductor, should be short and wide. However, the SW connection is a source of injected EMI and thus should not be too large.



## Layout Guidelines (continued)

- 4. Follow any layout considerations of the MOSFETs as recommended by the MOSFET manufacturer, including pad geometry and solder paste stencil design.
- 5. The SW pin connects to the switch node of the power conversion stage, and it acts as the return path for the high-side gate driver. The parasitic inductance inherent to loop #1 in Figure 75 and the output capacitance (C<sub>OSS</sub>) of both power MOSFETs form a resonant circuit that induces high frequency (>100 MHz) ringing on the SW node. The voltage peak of this ringing, if not controlled, can be significantly higher than the input voltage. Ensure that the peak ringing amplitude does not exceed the absolute maximum rating limit for the SW pin. In many cases, a series resistor and capacitor snubber network connected from the SW node to GND damps the ringing and decreases the peak amplitude. Provide provisions for snubber network components in the PCB layout. If testing reveals that the ringing amplitude at the SW pin is excessive, then include snubber components as needed.

## 11.1.2 Gate Drive Layout

The LM25145 high-side and low-side gate drivers incorporate short propagation delays, adaptive dead-time control and low-impedance output stages capable of delivering large peak currents with very fast rise and fall times to facilitate rapid turnon and turnoff transitions of the power MOSFETs. Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled.

Minimization of stray or parasitic gate loop inductance is key to optimizing gate drive switching performance, whether it be series gate inductance that resonates with MOSFET gate capacitance or common source inductance (common to gate and power loops) that provides a negative feedback component opposing the gate drive command, thereby increasing MOSFET switching times. The following loops are important:

- Loop #2: high-side MOSFET, Q<sub>1</sub>. During the high-side MOSFET turn on, high current flows from the boot capacitor through the gate driver and high-side MOSFET, and back to the negative terminal of the boot capacitor through the SW connection. Conversely, to turn off the high-side MOSFET, high current flows from the gate of the high-side MOSFET through the gate driver and SW, and back to the source of the high-side MOSFET through the SW trace. Refer to loop #2 of Figure 75.
- Loop #3: low-side MOSFET, Q<sub>2</sub>. During the low-side MOSFET turnon, high current flows from the VCC decoupling capacitor through the gate driver and low-side MOSFET, and back to the negative terminal of the capacitor through ground. Conversely, to turn off the low-side MOSFET, high current flows from the gate of the low-side MOSFET through the gate driver and GND, and back to the source of the low-side MOSFET through ground. Refer to loop #3 of Figure 75.

The following circuit layout guidelines are strongly recommended when designing with high-speed MOSFET gate drive circuits.

- Connections from gate driver outputs, HO and LO, to the respective gate of the high-side or low-side MOSFET should be as short as possible to reduce series parasitic inductance. Use 0.65 mm (25 mils) or wider traces. Use via(s), if necessary, of at least 0.5 mm (20 mils) diameter along these traces. Route HO and SW gate traces as a differential pair from the LM25145 to the high-side MOSFET, taking advantage of flux cancellation.
- 2. Minimize the current loop path from the VCC and BST pins through their respective capacitors as these provide the high instantaneous current, up to 3.5 A, to charge the MOSFET gate capacitances. Specifically, locate the bootstrap capacitor, C<sub>BST</sub>, close to the BST and SW pins of the LM25145 to minimize the area of loop #2 associated with the high-side driver. Similarly, locate the VCC capacitor, C<sub>VCC</sub>, close to the VCC and PGND pins of the LM25145 to minimize the area of loop #3 associated with the low-side driver.
- 3. Placing a  $2-\Omega$  to  $10-\Omega$  resistor in series with the BST capacitor slows down the high-side MOSFET turnon transition, serving to reduce the voltage ringing and peak amplitude at the SW node at the expense of increased MOSFET turnon power loss.

# 11.1.3 PWM Controller Layout

With the proviso to locate the controller as close as possible to the MOSFETs to minimize gate driver trace runs, the components related to the analog and feedback signals, current limit setting and temperature sense are considered in the following:

- 1. Separate power and signal traces, and use a ground plane to provide noise shielding.
- 2. Place all sensitive analog traces and components such as COMP, FB, RT, ILIM and SS/TRK away from high-voltage switching nodes such as SW, HO, LO or BST to avoid mutual coupling. Use internal layer(s) as



### Layout Guidelines (continued)

ground plane(s). Pay particular attention to shielding the feedback (FB) trace from power traces and components.

- 3. The upper feedback resistor can be connected directly to the output voltage sense point at the load device or the bulk capacitor at the converter side.
- 4. Connect the ILIM setting resistor from the drain of the low-side MOSFET to ILIM and make the connections as close as possible to the LM25145. The trace from the ILIM pin to the resistor should avoid coupling to a high-voltage switching net.
- 5. Minimize the loop area from the VCC and VIN pins through their respective decoupling capacitors to the GND pin. Locate these capacitors as close as possible to the LM25145.

### 11.1.4 Thermal Design and Layout

The useful operating temperature range of a PWM controller with integrated gate drivers and bias supply LDO regulator is greatly affected by:

- average gate drive current requirements of the power MOSFETs;
- switching frequency;
- operating input voltage (affecting bias regulator LDO voltage drop and hence its power dissipation);
- thermal characteristics of the package and operating environment.

For a PWM controller to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The LM25145 controller is available in a small 3.5-mm × 4.5-mm 20-pin VQFN (RGY) PowerPAD<sup>™</sup> package to cover a range of application requirements. The thermal metrics of this package are summarized in Thermal Information. The application report *IC Package Thermal Metrics* (SPRA953) provides detailed information regarding the thermal information table.

The 20-pin VQFN package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. While the exposed pad of the package is not directly connected to any leads of the package, it is thermally connected to the substrate of the LM25145 device (ground). This allows a significant improvement in heat sinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and a ground plane to complete the heat removal subsystem. The exposed pad of the LM25145 is soldered to the ground-connected copper land on the PCB directly underneath the device package, reducing the thermal resistance to a very low value. Wide traces of the copper tying in the no-connect pins of the LM25145 (pins 9 and 16) and connection to this thermal land helps to dissipate heat.

Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal and solder-side ground plane(s) are vital to help dissipation. In a multi-layer PCB design, a solid ground plane is typically placed on the PCB layer below the power components. Not only does this provide a plane for the power stage currents to flow but it also represents a thermally conductive path away from the heat generating devices.

The thermal characteristics of the MOSFETs also are significant. The drain pad of the high-side MOSFET is normally connected to a VIN plane for heat sinking. The drain pad of the low-side MOSFET is tied to the SW plane, but the SW plane area is purposely kept relatively small to mitigate EMI concerns.

### 11.1.5 Ground Plane Design


As mentioned previously, using one or more of the inner PCB layers as a solid ground plane is recommended. A ground plane offers shielding for sensitive circuits and traces and also provides a quiet reference potential for the control circuitry. Connect the PGND pin to the system ground plane using an array of vias under the exposed pad. Also connect the PGND directly to the return terminals of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce because of load current variations. The power traces for PGND, VIN and SW can be restricted to one side of the ground plane. The other side of the ground plane contains much less noise and is ideal for sensitive analog trace routes.



# 11.2 Layout Example

Figure 76 shows an example PCB layout based on the *LM5145EVM-HD-20A* 20-A design. The power component connections are made on the top layer with wide, copper-filled areas. A power ground plane is placed on layer 2 with 6 mil (0.15 mm) spacing to the top layer. The small area of buck regulator hot loop is denoted by the white border in Figure 76.

The LM25145 is located on the bottom side with a surrounding analog ground plane for sensitive analog components as shown in Figure 77. The analog ground plane (AGND) and power ground plane (PGND) are connected at a single point directly under the IC (at the die attach pad or DAP). Refer to the *LM5145 EVM User's Guide* (SNVU545) for more detail.




LM25145 JAJSDA6 – JUNE 2017



www.tij.co.jp

# Layout Example (continued)





#### www.tij.co.jp

# 12 デバイスおよびドキュメントのサポート

# 12.1 デバイス・サポート

# 12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

# 12.1.2 開発サポート

開発サポートについては、以下を参照してください。

- LM25145 Quickstart Calculator
- LM25145 シミュレーション・モデル
- TIのリファレンス・デザイン・ライブラリについては、TI Designsを参照してください。
- TIのWEBENCH設計環境については、WEBENCH<sup>®</sup>設計センターを参照してください。

# 12.1.3 WEBENCH®ツールによるカスタム設計

ここをクリックすると、LM25145デバイスを使用するカスタム設計をWEBENCH® Power Designerで作成できます。

- 1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他のソリューションと比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

ほとんどの場合、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
- 設計のレポートをPDFで印刷し、同僚と設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

# 12.2 ドキュメントのサポート

## 12.2.1 関連資料

関連資料については、以下を参照してください:

- 『LM5145 同期整流降圧コントローラ高密度EVM』(SNVU545)
- 『誘導性寄生の最小化による降圧コンバータのEMIおよび電圧ストレスの低減』(SLYT682)
- 『AN-2162 DC/DCコンバータから伝導されるEMIでの簡単な成功』(SNVA489)
- ホワイト・ペーパー
  - 『コスト効率の優れた、要求の厳しいアプリケーション用の広V<sub>IN</sub>、低EMIの同期整流降圧回路の評価』(SLYY104)
- パワー・ハウスのブログ
  - 広いVIN性能と柔軟性を持つ同期整流降圧コントローラ・ソリューション

## 12.2.1.1 RCBレイアウトについてのリソース

- 『AN-1149 スイッチング電源のレイアウトのガイドライン』(SNVA021)
- 『AN-1229 Simple Switcher® PCBレイアウト・ガイドライン』(SNVA054)
- 『独自電源の構築 レイアウトの考慮事項』(SLUP230)
- 『LM4360xおよびLM4600xによる低放射EMIレイアウトの簡単な作成』(SNVA721)
- 『DC/DCコンバータの高密度PCBレイアウト』

www.tij.co.jp

Instruments

Texas

# ドキュメントのサポート (continued)

# 12.2.1.2 熱設計についてのリソース

- 『AN-2020 システムの基本設計に応じた熱設計』(SNVA419)
- 『AN-1520 露出パッド・パッケージで最良の熱抵抗を実現するための基板レイアウト・ガイド』(SNVA183)
- 『半導体とICパッケージの熱指標』(SPRA953)
- 『LM43603およびLM43602による簡単な熱設計』(SNVA719)
- 『放熱特性の優れたPowerPAD™パッケージ』(SLMA002)
- 『PowerPADの簡単な使用法』(SLMA004)
- 『新しい熱測定基準の使用』(SBVA025)

# 12.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

# 表 12. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
LM25145	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

# 12.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 12.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E(Engineer-to-Engineer)コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

# 12.6 商標

NexFET, PowerPAD, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# 12.7 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

# 12.8 Glossary

# SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 メカニカル、パッケージ、および注文情報


以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

XAS

www.tij.co.jp

**STRUMENTS** 

**RGY0020B** 

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

**RGY0020B** 




www.tij.co.jp

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.




**RGY0020B** 

# www.tij.co.jp

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



# PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
LM25145RGYR	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	LM 25145
LM25145RGYR.A	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 25145
LM25145RGYRG4	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 25145
LM25145RGYRG4.A	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 25145
LM25145RGYT	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	LM 25145
LM25145RGYT.A	Active	Production	VQFN (RGY)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LM 25145

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



# PACKAGE OPTION ADDENDUM

17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated