



ISOS141-SEP JAJSLE7 – MAY 2021

## ISOS141-SEP 放射線耐性、高速 4 チャネル・デジタル・アイソレータ

### 1 特長

- 放射線耐性
  - 総照射線量 (TID) 耐性 (ELDRS フリー) = 30krad (Si)
  - TID RLAT/RHA = 30krad(Si)
  - シングル・イベント・ラッチアップ (SEL) 耐性:LET
     = 43MeV·cm²/mg (125℃)
  - シングル・イベント誘電体破壊 (SEDR) 耐性:
     43MeV·cm<sup>2</sup>/mg (V<sub>DC</sub> = 500V)
- 宇宙用強化プラスチック (宇宙用 EP)
  - NASA ASTM E595 アウトガス仕様に適合
  - VID (Vendor Item Drawing) V62/21610
  - ミリタリー温度範囲 (-55℃~125℃)
  - 単一のウェハー製造施設
  - 単一のアセンブリ/テスト施設
  - 金ボンド・ワイヤ、NiPdAu リード仕上げ
  - ウェハー・ロットをトレース可能
  - 長期にわたる製品ライフ・サイクル
  - 長期にわたる製品変更通知
- 600V<sub>RMS</sub> の連続動作電圧
- セクション 6.7:
  - DIN VDE V 0884-11:2017-01
  - UL 1577 部品認定プログラム
- 100Mbps のデータ・レート
- 広い電源電圧範囲:2.25V~5.5V
- 2.25V/5.5V レベル変換
- デフォルト出力は Low
- 低消費電力: 1.5mA/チャネル (標準値、1Mbps 時)
- 小さい伝搬遅延時間: 10.7ns (標準値、電源電圧 5V 時)
- 小さいチャネル間スキュー 4ns 以下 (電源電圧 5V 時)
- CMTI:±100kV/µs (標準値)
- システム・レベルの ESD、EFT、サージ、磁気耐性
- 小型 QSOP (DBQ-16) パッケージ

## 2 アプリケーション

- 低軌道 (LEO) 衛星用途
- 信号の絶縁 (RS-422、RS-485、CAN、SPI)
- ゲート・ドライバの絶縁または GaN DC/DC コンバータ の帰還の絶縁
- 宇宙グレード絶縁型 DC/DC モジュール
- 宇宙船向けバッテリ管理システム (BMS)
- 衛星推進向け電源ユニット (PPU)
- 発射装置と着陸装置の各種システム
- 通信ペイロード
- レーダー画像処理ペイロード


### 3 概要

ISOS141-SEP 放射線耐性デバイスは、小型の 16 ピンQSOP パッケージに封止された高性能 4 チャネル・デジタル・アイソレータです。それぞれの絶縁チャネルにはロジック入力および出力バッファがあり、二重の容量性二酸化ケイ素 (SiO<sub>2</sub>) 絶縁バリアによって分離されています。このデバイスは、100Mbps の高いデータ・レート、10.7ns の小さい伝搬遅延、4ns の小さいチャネル間スキューという特長によって低軌道 (LEO) 衛星用途に対応します。ISOS141-SEP デバイスは 3 つの順方向チャネルと 1 つの逆方向チャネルを備えており、入力電力または信号が失われた場合のデフォルト出力は Low です。マルチマスタ駆動アプリケーションのために、または消費電力を低減するために、イネーブル・ピンを使って各出力を高インピーダンスにすることができます。

ISOS141-SEP は、CMOS または LVCMOS デジタル I/O を絶縁すると同時に、高い電磁気耐性と低い放射を低消費電力で実現します。本デバイスは、革新的なチップ設計により、100kV/µs という優れた同相過渡耐性を備えているため、システム・レベルの ESD、EFT、サージを軽減できます。また、放射のコンプライアンスに簡単に対応できます。

#### 製品情報

	₹XX HH IH TX	
部品番号	パッケージ	本体サイズ (公称)
ISOS141FDBQSEP		
30krad(Si) RLAT/RHA	16 ピン	4.90mm × 3.90mm
ISOS141FDBQTSEP	QSOP (DBQ)	4.9011111 ^ 3.9011111
30krad(Si) RLAT/RHA		



V<sub>CCI</sub> = 入力電源、V<sub>CC2</sub> = 出力電源 GND1 = 入力グランド、GND2 = 出力グランド

#### 概略回路図



### **Table of Contents**

1 特長1	6.18 Insulation Characteristics Curves	. 15
<b>2</b> アプリケーション1		. 16
3 概要	7 Operating Life Deration	
4 Revision History	0 Danamatan Manamanan ant Information	. 18
5 Pin Configuration and Functions		20
S Specifications4	0.1.0	. 20
6.1 Absolute Maximum Ratings4		. 20
6.2 ESD Ratings4		21
6.3 Recommended Operating Conditions		22
6.4 Thermal Information6		. 23
6.5 Power Ratings	10 1 Application Information	. 23
6.6 Insulation Specifications	400 T '	. 24
6.7 Safety-Related Certifications		. 28
6.8 Safety Limiting Values	12 Layout	
6.9 Electrical Characteristics—5-V Supply	12.1 Layout Guidelines	
6.10 Supply Current Characteristics—5-V Supply9	12.2 Layout Example	
6.11 Electrical Characteristics—3.3-V Supply10	13 Device and Documentation Support	
6.12 Supply Current Characteristics—3.3-V Supply 10	13.1 Documentation Support	
6.13 Electrical Characteristics—2.5-V Supply11	13.2 Receiving Notification of Documentation Updates.	
6.14 Supply Current Characteristics—2.5-V Supply 11	13.3 Community Resources	
6.15 Switching Characteristics—5-V Supply12	13.4 Trademarks	. 30
6.16 Switching Characteristics—3.3-V Supply13	14 Mechanical, Packaging, and Orderable	
6.17 Switching Characteristics—2.5-V Supply14	lf.,	. 31

# 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
May 2021	*	Initial release.



## **5 Pin Configuration and Functions**




図 5-1. ISOS141-SEP DBQ Package 16-pin QSOP Top View

表 5-1. Pin Functions

	PIN	- I/O	DESCRIPTION
NAME	Number	1/0	DESCRIPTION
EN1	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2		Ground connection for V <sub>CC1</sub>
ONDT	8		Ground connection for V <sub>CC1</sub>
GND2	9		Ground connection for V <sub>CC2</sub>
GND2	15		Ground connection for V <sub>CC2</sub>
INA	3	ı	Input, channel A
INB	4	ı	Input, channel B
INC	5	ı	Input, channel C
IND	11	I	Input, channel D
OUTA	14	0	Output, channel A
OUTB	13	0	Output, channel B
OUTC	12	0	Output, channel C
OUTD	6	0	Output, channel D
V <sub>CC1</sub> 1 — Power supply, side 1		Power supply, side 1	
V <sub>CC2</sub>	16	_	Power supply, side 2



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

See<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage ((2))	V <sub>CC1</sub> , V <sub>CC2</sub>	-0.5	6	V
Voltage at INx, OUTx, ENx	V	-0.5	V <sub>CCX</sub> + 0.5 ((3))	V
Output current	lo	-15	15	mA
Temperature	Operating junction temperature, T <sub>J</sub>		150	°C
Temperature	Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(3)</sup> (4)	±8000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply Voltage		2.25		5.5	V
Vcc (UVLO+)	UVLO threshold when supply	voltage is rising		2	2.25	V
Vcc (UVLO-)	UVLO threshold when supply voltage is falling		1.7	1.8		V
Vhys (UVLO)	Supply voltage UVLO hysteresis		100	200		mV
V <sub>IH</sub>	High level Input voltage		0.7 x V <sub>CCI</sub> ((2))		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low level Input voltage		0		0.3 x V <sub>CCI</sub>	V
		V <sub>CCO</sub> = 5 V ((2))	-4			mA
I <sub>OH</sub>	High level output current	V <sub>CCO</sub> = 3.3 V	-2			mA
		V <sub>CCO</sub> = 2.5 V	-1			mA
		V <sub>CCO</sub> = 5 V			4	mA
I <sub>OL</sub>	Low level output current	V <sub>CCO</sub> = 3.3 V			2	mA
	V <sub>CCO</sub> = 2.5 V				1	mA
DR	Data Rate		0		100	Mbps
T <sub>A</sub>	Ambient temperature		-55	25	125	°C

 $<sup>\</sup>begin{array}{ll} \text{(1)} & \text{$V_{CC1}$ and $V_{CC2}$ can be set independent of one another} \\ \text{(2)} & \text{$V_{CCI}$ = Input-side $V_{CC}$; $V_{CCO}$ = Output-side $V_{CC}$} \end{array}$ 



### **6.4 Thermal Information**

		ISOS141	
	THERMAL METRIC((1))	DBQ (SOIC)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.4	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	51.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	51.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Power Ratings**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISOS141						
P <sub>D</sub>	Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, Input a 50-MHz 50% duty cycle			200	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)				75	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	square wave			125	mW



### 6.6 Insulation Specifications

			VALUE	
	PARAMETER	TEST CONDITIONS	DBQ-16	UNIT
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>3.7	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>3.7	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	um
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	V
	Material group	According to IEC 60664-1	1	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V <sub>RMS</sub>	1-111	
DIN VDE	E V 0884-11:2017-01 <sup>(2)</sup>			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	848	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test See ☑ 10-7	600	V <sub>RMS</sub>
		DC voltage	848	V <sub>DC</sub>
$V_{IOTM}$	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 x V <sub>IOTM</sub> , t= 1 s (100% production)	4242	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 $\mu$ s waveform, $V_{TEST}$ = 1.3 x $V_{IOSM}$ (qualification)	4000	V <sub>PK</sub>
		Method a, After Input-output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.2 \text{ x } V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.2 \text{ x } V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	рС
		Method b; At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}, t_{ini} = 1 \text{ s};$ $V_{pd(m)} = 1.5 \text{ x } V_{IORM}, t_m = 1 \text{ s}$	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \text{ x sin } (2\pi \text{ft}), f = 1 \text{ MHz}$	~1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	
$R_{IO}$	Isolation resistance <sup>(5)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		55/125/21	
UL 1577				
V <sub>ISO</sub>	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$ , t = 1 s (100% production)	3000	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.



### 6.7 Safety-Related Certifications

VDE	UL
Certifying according to DIN VDE V 0884-11:2017-01	Certifying according to UL 1577 Component Recognition Program
Maximum transient isolation voltage, 4242 $V_{PK}$ (DBQ-16); Maximum repetitive peak isolation voltage, 848 $V_{PK}$ (DBQ-16); Maximum surge isolation voltage, 4000 $V_{PK}$ (DBQ-16)	Single protection, 3000 V <sub>RMS</sub>
Basic certificate: planned	File number: planned

### 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DBQ-16	PACKAGE				'	
		$R_{\theta JA} = 109^{\circ} C/W, V_I = 5.5 \text{ V}, T_J = 150^{\circ} C,$ $T_A = 25^{\circ} C$ See $\boxtimes$ 6-1			209	mA
Is	Safety input, output, or supply current	$R_{\theta JA} = 109^{\circ} C/W, V_I = 3.6 \text{ V}, T_J = 150^{\circ} C,$ $T_A = 25^{\circ} C$ See $\boxtimes$ 6-1			319	
		$R_{\theta JA} = 109^{\circ} C/W, V_I = 2.75 \text{ V}, T_J = 150^{\circ} C, T_A = 25^{\circ} C$ See $\boxtimes$ 6-1			417	mA
P <sub>S</sub>	Safety input, output, or total power	R <sub>θJA</sub> = 109°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C See 🗵 6-2			1147	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

exceeded. These limits vary with the ambient temperature,  $T_A$ . The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.

## 6.9 Electrical Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA; See 図 8-1	V <sub>CCO</sub> - 0.4 ((1))		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA; See 図 8-1		0.4	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx		10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10		μA
СМТІ	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V; See ⊠ 8-4	85	100	kV/us
C <sub>i</sub>	Input Capacitance (2)	$V_1 = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 5 \text{ V}$		2	pF

- $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$  Measured from input pin to same side ground.

### 6.10 Supply Current Characteristics—5-V Supply

 $V_{col} = V_{col} = 5 \text{ V} + 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISOS141						'	
	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISOS14	1)	I <sub>CC1</sub>		1	1.5	
Supply current - Disable	LIVI - LIVZ - 0 V, V  - 0 V (130314	')	I <sub>CC2</sub>		0.8	1.1	
Supply current - Disable	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CCI</sub> ((1)) (ISOS	21/11)	I <sub>CC1</sub>		4.3	6.3	
	LIVI - LIVZ - 0 V, V  - VCC  (1300	ENZ = 0 V, V  = V <sub>CCI</sub> (13O3141)			1.8	2.7	
Supply current - DC signal	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = 0 V (ISOS141)		I <sub>CC1</sub>		1.5	2.3	
			I <sub>CC2</sub>		2	3	
((2))	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = V <sub>CCI</sub> (ISOS141)		I <sub>CC1</sub>		4.8	6.8	mA
	ENT - ENZ - V <sub>CCI</sub> , V <sub>I</sub> - V <sub>CCI</sub> (1303	141)	I <sub>CC2</sub>		3.2	4.9	ША
		1 Mbps	I <sub>CC1</sub>		3.2	4.6	
		1 IVIDPS	I <sub>CC2</sub>		2.8	4.1	
Supply current - AC signal ((3))	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.7	5.2	
	wave clock input; C <sub>L</sub> = 15 pF	10 Minhs	I <sub>CC2</sub>		4.2	5.7	
		100 Mbps	I <sub>CC1</sub>		8.6	11.3	
		100 lyibps	I <sub>CC2</sub>		18	22	

- $V_{CCI}$  = Input-side  $V_{CC}$ Supply current valid for ENx =  $V_{CCx}$  and ENx = open (2)
- Supply current valid for ENx =  $V_{CCx}$



## 6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP M	AX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2mA; See 図 8-1	V <sub>CCO</sub> - 0.3 ((1))			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA; See 図 8-1			0.3	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CC</sub>	(1)	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>			V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>			V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx			10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V; See ⊠ 8-4	85	100	ı	kV/us
C <sub>i</sub>	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 1$ MHz, $V_{CC} = 5 \text{ V}$		2		pF

 $V_{\text{CCI}}$  = Input-side  $V_{\text{CC}}$ ;  $V_{\text{CCO}}$  = Output-side  $V_{\text{CC}}$  Measured from input pin to same side ground.

### 6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS		MIN	TYP	MAX	UNIT
ISOS141							
	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISOS14 <sup>-</sup>	1)	I <sub>CC1</sub>		1	1.5	
Supply current Disable		')	I <sub>CC2</sub>		0.8	1.1	
Supply current - Disable	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> ((1)) (ISOS	2141)	I <sub>CC1</sub>		4.3	6.3	mA
	ENT - ENZ - 0 V, VI - V <sub>CC1</sub> (ISOS	5141)	I <sub>CC2</sub>		1.9	2.7	
	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = 0 V (ISOS141)		I <sub>CC1</sub>		1.5	2.3	
Supply current - DC signal	ENT - ENZ - VCCI, VI - 0 V (130312	+1)	I <sub>CC2</sub> 2 ;		3		
((2))	ENA ENO V V (1000444)		I <sub>CC1</sub>		4.8	6.8	^
	$EN1 = EN2 = V_{CCI}; V_I = V_{CCI} (ISOS1)$	141)	I <sub>CC2</sub>		3.2	4.9	mA
		4 14 15 15 15	I <sub>CC1</sub>		3.2	4.6	
		1 Mbps	I <sub>CC2</sub>		2.7	4.1	
Supply current - AC signal	All channels switching with square	40 Mh	I <sub>CC1</sub>		3.5	5	
	wave clock input; C <sub>L</sub> = 15 pF	10 Mbps	I <sub>CC2</sub>	,	3.7	5.2	
		400 Mh	I <sub>CC1</sub>		6.8	9.3	
	100 Mbps		I <sub>CC2</sub>		13.7	16.4	

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ (2) Supply current valid for ENx =  $V_{CCx}$  and ENx = open

<sup>(3)</sup> Supply current valid for ENx =  $V_{CCx}$ 



## 6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA; See 図 8-1	V <sub>CCO</sub> - 0.2 ((1))		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1mA; See 図 8-1		0.	2 V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> (	1) V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx		1	0 μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10		μA
CMTI	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V; See ⊠ 8-4	85	100	kV/us
C <sub>i</sub>	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 1$ MHz, $V_{CC} = 5 \text{ V}$		2	pF

 $V_{\text{CCI}}$  = Input-side  $V_{\text{CC}}$ ;  $V_{\text{CCO}}$  = Output-side  $V_{\text{CC}}$  Measured from input pin to same side ground.

### 6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS		MIN	TYP	MAX	UNIT
ISOS141							
	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISOS14 <sup>-</sup>	1)	I <sub>CC1</sub>		1	1.5	
Supply current Disable		')	I <sub>CC2</sub>		0.8	1.1	
Supply current - Disable	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> ((1)) (ISOS	2141)	I <sub>CC1</sub>		4.3	6.3	
	ENT - ENZ - 0 V, VI - V <sub>CC1</sub> (ISOS	5141)	I <sub>CC2</sub>		1.8	2.7	
	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = 0 V (ISOS141)		I <sub>CC1</sub>		1.4	2.3	
Supply current - DC signal	ENT - ENZ - VCCI, VI - 0 V (130312	+1)	I <sub>CC2</sub> 2		3		
((2))	ENIA ENIO 1/ 1/ 1/000444)		I <sub>CC1</sub>		4.7	6.8	^
	$EN1 = EN2 = V_{CCI}; V_I = V_{CCI} (ISOS1)$	= V <sub>CCI</sub> (ISOS141)			3.2	4.9	mA
		4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	I <sub>CC1</sub>		3.1	4.6	
		1 Mbps	I <sub>CC2</sub>		2.7	4	
Supply current - AC signal	All channels switching with square	40 Mh	I <sub>CC1</sub>		3.4	4.9	
	wave clock input; C <sub>L</sub> = 15 pF	10 Mbps	I <sub>CC2</sub>	,	3.5	2.7 2.3 3 6.8 4.9 4.6	
		400 Mb = =	I <sub>CC1</sub>		5.6	8.3	
	100 Mbps		I <sub>CC2</sub>	,	10.8	13.8	

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ (2) Supply current valid for ENx =  $V_{CCx}$  and ENx = open

<sup>(3)</sup> Supply current valid for ENx =  $V_{CCx}$ 

### 6.15 Switching Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	- See 図 8-1		10.7	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See 🗵 6-1			4.9	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			4	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				4.4	ns
t <sub>r</sub>	Output signal rise time	-See ⊠ 8-1		2.4	3.9	ns
t <sub>f</sub>	Output signal fall time	See 🗵 6-1		2.4	3.9	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			9	20	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			9	20	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISOS141 with F suffix	See ⊠ 8-2		3	8.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISOS141 with F suffix			7	20	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.7V. See ☑ 8-3		0.1	0.3	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.8		ns

<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



### 6.16 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Can W 0.4		11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See 図 8-1			5	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				4.5	ns
t <sub>r</sub>	Output signal rise time	C W 0.4		1.3	3	ns
t <sub>f</sub>	Output signal fall time	See 図 8-1		1.3	3	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			17	30	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			17	30	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISOS141 with F suffix	See 図 8-2		3.2	8.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISOS141 with F suffix			17	30	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.7V. See ☑ 8-3		0.1	0.3	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.9		ns

<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup>  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



### 6.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Can W 0.4		12	18.5	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See 図 8-1			5.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				4.6	ns
t <sub>r</sub>	Output signal rise time	C W 0.4		1	3.5	ns
t <sub>f</sub>	Output signal fall time	See 図 8-1		1	3.5	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			22	40	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			22	40	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISOS141 with F suffix	See 図 8-2		3.3	8.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISOS141 with F suffix			18	40	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.7V. See ☑ 8-3		0.1	0.3	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.7		ns


<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup>  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

### **6.18 Insulation Characteristics Curves**









図 6-2. Thermal Derating Curve for Safety Limiting Power for DBQ-16 Package




### 6.19 Typical Characteristics



English Data Sheet: SLLSFN1

### 7 Operating Life Deration

The information in this section is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.




- Silicon operating life design goal is 100000 power-on hours (POH) at 105 °C junction temperature (does not include package interconnect life).
- 2. The predicted operating lifetime versus junction temperature is based on reliability modeling using wirebond lifetime as the dominant failure mechanism affecting device wear out for the specific device process and design characteristics.

#### Wirebond Life Derating Curve




### **8 Parameter Measurement Information**



Copyright © 2016, Texas Instruments Incorporated


- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3ns,  $Z_O =$  50 Ω. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

### 図 8-1. Switching Characteristics Test Circuit and Voltage Waveforms




- Copyright @ 2010, Texas instruments incorporated
- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50 \Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

#### 図 8-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power Supply Ramp Rate = 10 mV/ns

### 図 8-3. Default Output Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

図 8-4. Common-Mode Transient Immunity Test Circuit




### 9 Detailed Description

#### 9.1 Overview

The ISOS141-SEP has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISOS141-SEP device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator,  $\boxtimes$  9-1, shows a functional block diagram of a typical channel.

### 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

図 9-1. Conceptual Block Diagram of a Digital Capacitive Isolator

☑ 9-2 shows a conceptual detail of how the ON-OFF keying scheme works.




図 9-2. On-Off Keying (OOK) Based Modulation Scheme

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 9.3 Feature Description

表 9-1 provides an overview of the device features.

#### 表 9-1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION(1)
ISOS141-SEP With F suffix	3 Forward, 1 Reverse	100 Mbps	Low	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>

(1) See セクション 6.7 for detailed isolation ratings.

#### 9.3.1 Radiation Tolerance

**Total Ionizing Dose (TID)—** ISOS141-SEP is a radiation tolerant, TI Space Enhanced Plastic (Space EP) device, and as such it has a Total Ionizing Dose (TID) level specified in the "Device Information" table on the front page. Testing and qualification of these products is done on a wafer level according to MIL-STD-883, Test Method 1019. Radiation Lot Acceptance Testing (RLAT) is performed at the 30-krad TID levels. A TID characterization report is available. Group E TID RLAT data are available with lot shipments as part of the QCI summary reports.

**Single-Event Effects (SEE)**— one-time SEE characterization was performed according to EIA/JEDEC standard, EIA/JEDEC57 to linear energy transfer (LET) = 43 MeV·cm<sup>2</sup>/mg. During testing, no Single-Event Latch-Up (SEL) or Single-Event Dielectric Rupture (SEDR) were observed.

**Neutron Displacement Damage (NDD)—** ISOS141-SEP was irradiated up to  $1 \times 10^{12}$  n/cm<sup>2</sup>. A sample size of 15 units was exposed to radiation testing per MILSTD-883, Method 1017 for Neutron Irradiation.

**Radiation Testing and Characterization Reports**— are available for all radiation effects described in this section, to find the latest reports go to the ISOS141-SEP Technical Documentation section on TI.com.

### 9.3.2 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISOS141-SEP device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

English Data Sheet: SLLSFN1



### 9.4 Device Functional Modes

表 9-2 lists the functional modes for the ISOS141-SEP.

表 9-2. Function Table

D. O Z. I dilotto i labic							
V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS		
		Н	H or open	Н	Normal Operation:		
		L	H or open	L	A channel output assumes the logic state of its input.		
PU	PU	Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default is <i>Low</i> for ISOS141-SEP with F suffix.		
Х	PU	х	L	Z	A low value of output enable causes the outputs to be high-impedance.		
PD	PU	x	H or open	Default	Default mode: When $V_{\text{CCI}}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>Low</i> for ISOS141-SEP with F suffix. When $V_{\text{CCI}}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\text{CCI}}$ transitions from powered-up to unpowered, channel output assumes the selected default state.		
Х	PD	Х	Х	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(1)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of the input.		

- (1) The outputs are in undetermined state when 1.7 V <  $V_{CCI}$ ,  $V_{CCO}$  < 2.25 V.
- (2) A strongly driven input signal can weakly power the floating V<sub>CC</sub> through an internal protection diode and cause undetermined output.

#### 9.4.1 Device I/O Schematics




図 9-3. Device I/O Schematics



### 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The ISOS141-SEP four channel digital isolator provides flexibility for multiple use cases in LEO applications. Used in conjunction with isolated power supplies, these devices help prevent noise currents on data buses, such as UART, SPI, RS-485, RS-232, and CAN from damaging sensitive circuitry. It can also be used to isolate multiple static signals in a system to provide additional redundancy and robustness. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

Additionally, this digital isolator can be used as a logic-level translator in addition to providing isolation. Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within recommended operating conditions. The supply voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . As an example, it is possible to supply ISOS141-SEP  $V_{CC1}$  with 3.3 V (which is within 2.25 V to 5.5 V) and  $V_{CC2}$  with 5V (which is also within 2.25 V to 5.5 V).



### **10.2 Typical Application**

☑ 10-1 shows ISOS141-SEP in the GaN half bridge circuit being used to isolate PWM signals from the half-bridge controller on the primary side to the half-bridge gate driver on the secondary side to achieve higher efficiency through synchronous rectification.




図 10-1. Isolated 75V to 5V 50W GaN-Based Half-Bridge Topology

English Data Sheet: SLLSFN1



### 10.2.1 Design Requirements

To design with these devices, use the parameters listed in  $\pm$  10-1.

表 10-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V <sub>CC1</sub> and V <sub>CC2</sub>	2.25 to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

### 10.2.2 Detailed Design Procedure

The ISOS141-SEP device only require two external bypass capacitors to operate.





図 10-2. Typical ISOS141-SEP Circuit Hook-up



### 10.2.3 Application Curve

The following typical eye diagrams of the ISOS141-SEP device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.



#### 10.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See 🗵 10-6 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

 $\boxtimes$  10-7 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the insulation withstand capability of DBQ-16 package is 600 V<sub>RMS</sub> with a lifetime of >1000 years as illustrated in  $\boxtimes$  10-7. Factors, such as package size, pollution degree, and material group can limit the working voltage of a component.




図 10-6. Test Setup for Insulation Lifetime Measurement




図 10-7. Insulation Lifetime Projection Data



## 11 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at the input and output supply pins (V<sub>CC1</sub> and V<sub>CC2</sub>). The capacitors should be placed as close to the supply pins as possible.

Product Folder Links: ISOS141-SEP

### 12 Layout

### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see 🗵 12-1). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the highfrequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide*.

#### 12.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

### 12.2 Layout Example




図 12-1. Layout Example Schematic

English Data Sheet: SLLSFN1



### 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Radiation hardened 3.3V CAN transceiver in space enhanced plastic package with standby mode datasheet
- Texas Instruments, Radiation hardened RS-422 dual differential drivers and receivers in space Enhanced Plastic datasheet
- Texas Instruments, Radiation-hardened, 2.2-V to 20-V, 1-A low-noise adjustable output LDO in Space Enhanced Plastic datasheet
- Texas Instruments, Digital Isolator Design Guide
- · Texas Instruments, Isolation Glossary
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems application report

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.3 Community Resources

#### 13.4 Trademarks

すべての商標は、それぞれの所有者に帰属します。

English Data Sheet: SLLSFN1





## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


**DBQ0016A** 



### **PACKAGE OUTLINE**

### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



#### NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MO-137, variation AB.

www.ti.com


Product Folder Links: ISOS141-SEP

## **EXAMPLE BOARD LAYOUT**

### **D0008A**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### **EXAMPLE STENCIL DESIGN**

## **DBQ0016A**

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

www.ti.com

English Data Sheet: SLLSFN1

www.ti.com 18-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
ISOS141FDBQSEP	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	141FSE
ISOS141FDBQTSEP	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	141FSE
V62/21610-01XE	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	141FSE
V62/21610-01XE-T	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	141FSE

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



SHRINK SMALL-OUTLINE PACKAGE




### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月